Press Release : SilabTech announces the release of its USB 3.1 Gen 2 Compliant 10 Gbps SERDES IP Core

Bengaluru (India) – Sept 14th, 2015 -SilabTech, leading supplier of High Speed Interface intellectual property designs (IPs), announced today the release of its USB 3.1 Gen 2 SERDES IP Core.  SilabTech has already delivered the 1st generation of USB 3.0 SERDES, also known as USB SuperSpeed Gen 1 ( 5 Gbps) to customers and now announced the 2nd Generation, USB 3.1 SuperSpeed Gen 2 with Data Transfer Speed of 10 Gbps.

The SERDES has been validated in SMIC 40nm process- silicon results are shown on the company web site including the TX Eye Diagram and the RX Jitter Tolerance tests.

“SilabTech USB 3.1 release marks another milestone in the company’s low power design and innovation tradition”, said Sujoy Chakravarty, CEO of SilabTech; “We are proud of our USB 3.1 power and area numbers and that it can be incorporated into high end SOC applications.”

SilabTech is working with USB Controller vendors to present an integrated PHY solution to the market that will ease SOC customers during integration and validation. 

SilabTech’s USB 3.1 SERDES is designed to work with all physical connector types as per the USB standard, including Type C which is getting adopted in the PC, Storage and Consumer Electronics markets. The new USB 3.1 SERDES comes with a host of programmable parameters including Transmit Driver output swing, Pre/Post Cursor Transmit Equalization Range, Adaptive Receiver equalization (CTLE + DFE) and others. The IP has an embedded low-jitter Phase-Locked-Loop (PLL).  

About SilabTech:

SilabTech is a privately held company, headquartered in Bengaluru , India with sales offices in US, Europe and China. The company was established in 2012 to bring innovative design approaches to the ever increasing challenge of on-board and backplane high speed connectivity. The company is led by a group of senior mixed signal designers with vast experience in building analog and mixed signal IPs and in integrating them at chip level. Among the company’s customers are multinational fabless IC companies, system companies and ASIC design houses. SilabTech has taped out multiple SERDES, High Speed ADCs and other Analog IP Cores in technologies ranging from 130nm to 28nm in multiple foundries.

Media Contact:

Payal Chakraborty, Manager-Marketing Communications

Email Contact                 

+91- 9945342044

Read the complete story ...

Review Article Be the first to review this article

Synopsys: Custom Compiler

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Blue Pearl: Best kept Secret in EDA
More Editorial  
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise