Synopsys' IC Validator Signoff Physical Verification Delivers 2X Memory Reduction in Latest Release

Reduced Memory, Improved Runtime and Broad Runset Availability Driving Adoption by Leading Companies

MOUNTAIN VIEW, Calif., Aug. 31, 2015 — (PRNewswire) —

Highlights:

  • Delivers 2X memory reduction
  • Achieves 20 percent faster DRC checking on large designs
  • Includes new four-color patterning decomposition and verification engine
  • Offers certified signoff runsets for all major foundries
  • Enables timing-aware track-based metal fill with IC Compiler II

Synopsys, Inc. (Nasdaq: SNPS) today announced the 2015.06 release of its comprehensive physical verification signoff product, IC Validator. The 2015.06 release focuses on refinements to the core engines to deliver a 2X memory footprint reduction. With IC Validator 2015.06, designers can extend the use of their current workstations and manage multiple concurrent jobs with greater ease. The new release delivers 20 percent faster signoff DRC performance on average and is as much as 2X faster in many cases. IC Validator extends support for emerging process nodes and FinFET technology with new four-color patterning decomposition and verification support. Certified signoff runsets at 28 nanometers (nm) and below for all major foundries are available today.

IC Validator is the key technology enabler for In-Design physical verification in the IC Compiler and IC Compiler II place and route solutions. IC Validator In-Design in the 2015.06 release introduces timing- and density-aware track-based metal fill that offers higher density than foundry fill while maintaining pre-fill design timing. Additionally, In-Design automated DRC repair (ADR) refinements now deliver a fix rate of greater than 80 percent, with many designs achieving fix rates of 100 percent.

Advances in process technology and ever-increasing design complexity have placed growing demand on physical verification products to check many more design rules. This evolution has created intense interest among IC designers in a new physical verification solution geared specifically to address these challenges. IC Validator is a comprehensive physical verification product including design rule checks (DRC), layout-vs.-schematic (LVS) checks, programmable extended electrical rule checking (EERC) and metal fill insertion. IC Validator's modern architecture and excellent multi-core scalability make it the signoff tool of choice for a growing number of designers, from those developing small analog chips to those designing the largest, most advanced digital chips.

"We are committed to providing the best physical verification signoff solutions for our customers working with the leading foundries and at the latest emerging technology nodes," said Bijan Kiani, vice president of marketing for Synopsys' Design Group. "A growing number of leading customers are adopting IC Validator and realizing the advantages of In-Design when tackling their growing physical verification challenges."

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also a leader in software quality and security testing with its Coverity® solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Editorial Contacts:

Sheryl Gulizia
Synopsys, Inc.
650-584-8635
Email Contact

Lisa Gillette-Martin
MCA, Inc.
650-968-8900 ext. 115
Email Contact

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/synopsys-ic-validator-signoff-physical-verification-delivers-2x-memory-reduction-in-latest-release-300134908.html

SOURCE Synopsys, Inc.

Contact:
Synopsys, Inc.
Web: http://www.synopsys.com




Review Article Be the first to review this article
 True Circuits: Ultra PLL

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise