Altera FPGA Acceleration Solutions on Display at IDF15

Altera Demonstrations Include FPGA-based Heterogeneous Computing Solutions and Real-time Object Detection and Recognition Using Neural Network Algorithms

SAN JOSE, Calif., Aug. 12, 2015 — (PRNewswire) —  Altera Corporation (Nasdaq: ALTR) today announced it will showcase at the Intel Developers Forum (IDF) how FPGA accelerators are being used to enable networking, security and machine learning workloads in a power and cost efficient way. Altera's participation at IDF15 includes in-booth demonstrations (booth #359) and technical presentations. IDF15 takes place in San Francisco, Calif., August 18-20, 2015 at the Moscone Center West.

Altera demonstrations include FPGA-based heterogeneous computing solutions and real-time object detection and recognition using neural network algorithms.

FPGAs provide a platform to significantly increase compute performance and data processing while reducing system costs and power in high-performance computing and data center applications. The technologies Altera is highlighting at IDF15 showcase the use of FPGAs to provide high-bandwidth, low-latency connections to network and storage systems, as well as using FPGAs for compression, data filtering, and algorithmic acceleration.

In-booth Demonstrations Include:

  • Heterogeneous Computing System Using QPI: This demonstration connects an Intel® Xeon® processor to a high-performance Arria® 10 FPGA using the QPI protocol. The FPGA is configured as the home agent and shows how FPGAs can be used as a power efficient co-processor for the CPU.
  • Real-time Object Detection and Recognition: This demonstration shows the utility of FPGAs to efficiently run complex neural network algorithms for use in deep learning systems.

Altera will also deliver a neural networks presentation to IDF15 attendees that describe the use of FPGAs to accelerate neural network algorithms in machine learning systems. Neural networks are used today to solve complex computation problems by modeling and approximating results based on a large number of data inputs. The flexibility and efficiency of an FPGA make them an ideal solution to run neural network algorithms. This session is being held on August 18 at 6:30 p.m. in the Networking Plaza at IDF15 and will describe to attendees how to develop complex convolutional neural networks in software for implementation in FPGA offload engines using OpenCL.

About Altera

Altera® programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGA, SoC, CPLD, and complementary technologies, such as power management, to provide high-value solutions to customers worldwide. Visit Altera at http://www.altera.com.

ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at  www.altera.com/legal 

Editor Contact:
Steve Gabriel
Altera Corporation
(408) 544-6846
Email Contact

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/altera-fpga-acceleration-solutions-on-display-at-idf15-300127218.html

SOURCE Altera Corporation

Contact:
Altera Corporation
Web: http://www.altera.com




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
ESD Alliance, San Jose State University to Host Jim Hogan Talk on “IR4: The Cognitive Era” at San Jose State University Student Union Theater 211 South 9th Street San Jose CA - Sep 20, 2017
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise