DVCon U.S. 2016 Announces Call for Extended Abstracts

Deadline Thursday, September 10

LOUISVILLE, Colo. — (BUSINESS WIRE) — August 11, 2015 — The 2016 Design and Verification Conference United States (DVCon U.S.), sponsored by Accellera Systems Initiative, is now accepting abstract submissions for its conference to be held February 29-March 3 at the DoubleTree Hotel in San Jose, California. Abstracts are being solicited for presentations that are highly technical in nature and reflect actual experiences, as well as the emerging trends in using languages, standards, methods and Electronic Design Automation tools. Deadline for submissions is September 10, 2015.

The primary focus of DVCon U.S. is on the practical use of specialized design and verification languages such as SystemC, SystemVerilog and e, assertions in SVA or PSL, as well as the use of AMS languages, design automation using IP-XACT and the use of general purpose languages C and C++.

Submissions are encouraged but not limited to areas such as: System-level Design; Verification and Validation; IP Reuse and Design Automation; Mixed-Signal Design and Verification; and Low Power Design and Verification. Extended abstracts should be between 400-500 words and a maximum of two pages. For more information on the suggested topics and submission guidelines, please visit http://www.dvcon.org/call-extended-abstracts.

About DVCon

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an industry consortium dedicated to the development and standardization of design and verification languages. DVCon currently has three conferences around the globe: DVCon U.S., DVCon India and DVCon Europe. Follow @dvcon on Twitter or to comment, please use #dvcon.



Contacts:

MP Associates, Inc.
Nannette Jordan, 303-530-4562
Email Contact
or
HighPointe Communications
Barbara Benjamin, 503-209-2323
Email Contact




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise