Xilinx Announces LDPC Error Correction IP Fundamental to Enabling Next Generation Flash-Based Applications for the Cloud and Data Center Storage Market

Company to demonstrate Flash Memory LDPC Error Correction LogiCORE IP at Flash Memory Summit 2015

SAN JOSE, Calif., Aug. 10, 2015 — (PRNewswire) —  Xilinx, Inc. (NASDAQ: XLNX) today announced its Low-Density Parity-Check (LDPC) error correction IP fundamental to enabling next generation Flash-based applications for the cloud and data center storage market. As NAND Flash continues to advance with 3D NAND technologies, LDPC error correction is a critical core function for meeting the stringent reliability and endurance requirements of today's storage solutions.  Xilinx's LDPC IP solution features best-in-class code performance near Shannon limit, achieves very low error floor, and supports both hard and soft decision decoding. The architecture is scalable and future proof to support various next-generation non-volatile memory devices and offers the high throughput and low latency required for the most demanding storage applications. This solution requires 50% less logic versus alternate solutions and is Xilinx® FPGA optimized for smaller area and power.

Logo - http://photos.prnewswire.com/prnh/20020822/XLNXLOGO

"Xilinx has leveraged over a decade of error correction, DSP, and LDPC expertise to deliver a world-class LDPC solution for the data center storage market and is currently the only FPGA vendor to do so," said Dr. Chris Dick, Xilinx Chief DSP architect. "We've optimized the feature set of the LDPC IP to address the unique characteristics of flash and meet the cloud's most demanding storage requirements."

Availablity

The Flash Memory LDPC Error Correction LogiCORE™ IP is available now for early access with general availability to begin in Q4 2015.  Please contact your Xilinx sales representative for more information. To learn more visit http://www.xilinx.com/esp/datacenter/data_center_ip.htm. Xilinx will also demonstrate this solution at Flash Memory Summit 2015 in Santa Clara, August 12-13, booth #721.   

About Xilinx

Xilinx is the leading provider of All Programmable FPGAs, SoCs, MPSoCs, and 3D ICs. Xilinx uniquely enables applications that are both software defined and hardware optimized – powering industry advancements in Cloud Computing, SDN/NFV, Video/Vision, Industrial IoT, and 5G Wireless. For more information, visit www.xilinx.com.

#1550
#AAB851

© Copyright 2015 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

Xilinx
Silvia E. Gianelli
408-626-4328
Email Contact

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/xilinx-announces-ldpc-error-correction-ip-fundamental-to-enabling-next-generation-flash-based-applications-for-the-cloud-and-data-center-storage-market-300125908.html

SOURCE Xilinx, Inc.

Contact:
Xilinx, Inc.
Web: http://www.xilinx.com




Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise