Aldec Delivers Complete Coverage Analysis for FPGA and ASIC Designers with the Latest Release of Riviera-PRO

HENDERSON, Nev. — (BUSINESS WIRE) — July 30, 2015Aldec, Inc., announces the latest release of its mixed-language simulator and advanced verification platform, Riviera-PRO™ 2015.06. With the introduction of Condition and Path Coverage, Riviera-PRO now provides a complete coverage analysis package, improving productivity for FPGA and ASIC designers.

Functional coverage and code coverage are two powerful debugging methods that reduce verification time by exposing the areas of a design that require additional testing. This process improves productivity by measuring how much code has been exercised and which parts of any given design have not tested well. In addition, the coverage analysis tools within Riviera-PRO are completely automated, requiring no user intervention or change in the design or testbench.

“The addition of Condition Coverage and Path Coverage features to Riviera-PRO now allows for complete coverage analysis,” said Satyam Jani, Riviera-PRO Product Manager. “Conditional statements such as if-else and case create various paths in the design that divert the stimulus flow in a specific path. Path Coverage enhances the analysis of statement/branch coverage by providing information on completeness of program execution paths. Similarly, Condition Coverage enhances expression coverage data by monitoring and factorizing logical expression used in conditional statements.”

Availability

The 2015.06 release of Riviera-PRO also includes numerous new features, enhancements, and performance optimizations. For additional information, tutorials, free evaluation download and What’s New Presentation, please visit www.aldec.com/products/riviera-pro.

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are the property of their respective owners.



Contact:

Aldec, Inc.
Christina Toole, +1-702-990-4400
Email Contact




Review Article Be the first to review this article
True Circuits:

Featured Video
Jobs
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Upcoming Events
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy