SILTERRA 180nm BCDMOS TECHNOLOGY ENTERS MASS PRODUCTION PHASE

Kulim, Malaysia, July 9, 2015 – SilTerra Malaysia Sdn. Bhd., a Malaysian home grown leading semiconductor wafer foundry, announced the mass production of its latest 0.18-micron BCDMOS (Bipolar, CMOS, DMOS) process technology. Officially known as D18V, this technology targets high voltage – high current applications which is well suited for wireless battery charger, DC-DC converter, load switches, high precision regulators and power management Integrated Circuits (IC) used in mobile consumer devices. 

The Low voltage 1.8V device of D18V technology is fully compatible with standard foundry CMOS process whereas the 5V device is developed for high analog performance and built as the foundation for DMOS device. The D18V technology features the voltage spectrum running from 12V to 40V. SilTerra has demonstrated superior Rdson performance (14.2mohm per mm2 at BV >31V for a specific 26V NLDMOS device) with its DMOS process.

SilTerra’s 0.18-micron BCDMOS technology offers various process options including isolated 5V device with Deep-Nwell, High Poly Resistor, Metal-Insulator-Metal Capacitor, Power Line Metal as well as various ESD device options such as NLDMOS Power Clamp, Latch-up free SCR,  Forward ESD diode, Cascade ggNMOS. These options are critical to enhance the efficiency and reliability of high performance analog products.

In addition, the D18V technology is complete with comprehensive PDK, standard library, IO Library and One-Time-Programming IP. 

“I am pleased to announce the production release of SilTerra 0.18-micron BCDMOS technology and its associated PDK and IP’s. This platform enables SilTerra to engage with our customers to build solutions targeting the wireless charging, power switches and protection as well as power management applications in the fast-growing mobile and IOT markets.” quoted Yit Loong Lai, Senior Vice President of Sales & Marketing of SilTerra.



Read the complete story ...


Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy