Sai Vidya Institute of Technology offers their students the IEEE Blended Learning Program in VLSI

Bangalore, India - Jul 7, 2015: IEEE, today announced it has signed an agreement with Sai Vidya Institute of Technology (SVIT), an engineering college in Bangalore affiliated to VTU Belgaum, to offer the IEEE Blended Learning Program (BLP) in VLSI to all their Undergraduate and Postgraduate students studying Electronics and Communication Engineering (ECE). The IEEE Blended Learning Program in VLSI will help students build a foundation of VLSI concepts and applied skills for a successful career in the semiconductor industry. 

SVIT will provide over 300 students the opportunity to enroll in the VLSI courses. SVIT will work closely with IEEE to establish, on their campus, lab facilities with industry-standard Electronic Design Automation (EDA) tools and other computing infrastructure that meet the guidelines established by IEEE.

The IEEE Blended Learning Program in VLSI is a unique application-oriented training program that aims to increase the availability of skilled engineers in the rapidly growing Electronic System Design & Manufacturing (ESDM) sector in India. The IEEE Blended Learning Program includes an e-Learning component where students practice and learn concepts in a highly engaging and interactive manner, instructor-led labs, an adaptive assessment, and performance analytics.

“Our management is determined to foster career opportunities for our engineering students which is why we have decided to offer  IEEE’s Blended Learning Program,” said Prof M.R.Holla, Director and president Trustees, Sai Vidya Institute of Technology. “These courses will prepare our students for the semiconductor industry and enhance their placement opportunities.”

‘’We are excited to significantly expand our relationship with SVIT by offering the IEEE Blended Learning Program to all their students in the Electronics and Communication Engineering department”, said Mr Harish Mysore, Director-IEEE India Operations. “Through reinforcement of key concepts at every stage and applied project work using the latest EDA tools, these courses will help the students build competency in the field of VLSI and equip them to be successful in their career.”

The IEEE Blended Learning Program in VLSI will commence in August 2015 at SVIT with courses in Logic Design for VLSI Engineers, RTL Verification using Verilog, and Fundamentals of Static Timing Analysis. Each course consists of 10 to 16 hours of e-learning content that students would learn on their own over a period of two to three weeks followed by 2 to 3 days (8 hours each day) of project work in instructor-led labs.

For more information about the IEEE Blended Learning Program in VLSI, visit:

 About IEEE


EEE, the world’s largest technical professional association, is dedicated to advancing technology for the benefit of humanity. Through its highly cited publications, conferences, technology standards, and professional and educational activities, IEEE is the trusted voice on a wide variety of areas ranging from aerospace systems, computers and telecommunications to biomedical engineering, electric power and consumer electronics. Learn more at

About Sai Vidya Institute of Technology, Bangalore

Sai Vidya Institute of Technology, affiliated to Visvesvarya Technological University (VTU), Belgaum, Karnataka, approved by All India Council for Technical Education(AICTE)  New Delhi,  and recognized by the Government of Karnataka, was established in the year 2008 by   SRI SAI VIDYA VIKAS SHIKSHANA SAMITHI  which is a trust formed by Prof M.R.Holla, a well-known academician and administrator with-over 50 years of academic and administrative experience to his credit along with an excellent team of popular and renowned personalities of Technical Education in the state of Karnataka.  The team consists of Prof.Y.Jayasimha, Prof.A M Padmareddy, Prof.R C Shanmukaswamy,  

Mr. R. Srinivasa Raju, a post graduate in Civil Engineering & an alumni of RVCE Bangalore, Mr. Manohar M K a charted accountant by profession are involved under the leadership of Prof. M.R.Holla, Former Principal of RVCE, Bangalore in driving SVIT towards a centre of excellence.  This visionary group is committed for the development of SVIT as a paradigm within a few years. The future of SVIT in engineering education is bright as the promoters are extending their service as teachers to develop the Institution with the support of highly qualified & dedicated teaching & technical staff. Learn more at


Read the complete story ...

Review Article Be the first to review this article

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
2017 IoT Developers Conference at Santa Clara Convention Center California - Apr 26 - 27, 2017
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy