Intel Custom Foundry Expands Offering with Reliability Checking Using Calibre PERC

WILSONVILLE, Ore., June 4, 2015 — (PRNewswire) — Mentor Graphics Corp. (NASDAQ: MENT) today announced that Intel Custom Foundry is expanding its 14nm platform offering to include reliability verification based on the Calibre® PERC™ platform for its customers. Intel and Mentor Graphics jointly developed an initial set of electrical checks to help improve IC dependability, and are also collaborating to add additional check types over time for foundry customers on Intel's 14nm process.

Mentor Graphics logo.

"Collaborating with Mentor on a comprehensive suite of reliability checks helps ensure that mutual customer designs achieve the highest level of dependability, quality, and robustness for the Intel 14nm platform which includes the second generation of tri-gate transistors in high-volume manufacturing," said Venkat Immaneni, Senior Director, Foundry Design Kit Enablement for Intel Custom Foundry. "We are pleased to be able to expand the number of solutions Intel Custom Foundry offers on the Mentor Calibre platform to include critical checks for reliability verification."

Intel Custom Foundry will provide customers with Calibre PERC rule decks that perform reliability checks designed to address customers' advanced circuit verification needs for electrostatic discharge (ESD), electrical overstress (EOS), signals crossing multiple power domains, and other reliability concerns. The Calibre PERC tool makes it possible to automate complex reliability checks by integrating knowledge of both the physical layout and the design netlist, which defines device types and connectivity.

This certification initiative is an extension of the 14nm enablement collaboration between Intel Custom Foundry and Mentor Graphics over the past year. Joint efforts have resulted in significant runtime improvements, a reduction in memory requirements for Calibre nmDRC and Calibre nmLVS, as well as optimizations and certification for the Analog FastSPICE (AFS) platform to support Intel Custom Foundry's device models and design kits.

"Our ongoing work with Intel Custom Foundry gives our mutual customers an industry leading signoff environment with excellent performance," said Joseph Sawicki, vice president and general manager of the Design-to-Silicon division at Mentor Graphics. "With the addition of Calibre PERC-based reliability checking to the Intel Custom Foundry 14nm offering, we continue to proactively deliver the exacting capabilities needed for advanced process nodes."  

Intel has started to make the Calibre PERC tool's reliability checks available to customers of Intel Custom Foundry on the 14nm platform.

For more information on Intel Custom Foundry, please visit Intel.com/Foundry.

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year in excess of $1.24 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

(Mentor Graphics, Mentor, and Calibre are registered trademarks and PERC is a trademark, and PERC, nmDRC, and nmLVS are trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)

For more information, please contact:
David Smith 
Mentor Graphics
503.685.1135
Email Contact

Logo - http://photos.prnewswire.com/prnh/20140317/AQ83812LOGO

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/intel-custom-foundry-expands-offering-with-reliability-checking-using-calibre-perc-300093800.html

SOURCE Mentor Graphics Corp.

Contact:
Mentor Graphics Corp.
Web: http://www.mentor.com




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy