Nationz Accelerates Design Closure with PrimeRail Signoff Solution

PrimeRail Dynamic Analysis Deployed in Production Design Flow

MOUNTAIN VIEW, Calif., June 3, 2015 — (PRNewswire) —

Highlights:

  • Dynamic analysis results correlated to silicon measurements
  • Automatic vector generation enabled dynamic voltage drop analysis in the early design phases
  • In-Design analysis accelerated creation of robust power network and shortened physical implementation by two weeks

Synopsys, Inc. (Nasdaq: SNPS) today announced that Nationz, a Chinese provider of chips for security processors, smart cards, mobile communications, digital TV, trusted computing and mobile payment solutions, has successfully deployed Synopsys' PrimeRail tool as the standard power and rail analysis solution for implementation and signoff. The adoption of PrimeRail dynamic analysis in Nationz' design and signoff methodology enabled engineers to accurately capture peak power and voltage drop violations accounting for transient circuit behavior.  Utilizing PrimeRail In-Design technology during physical implementation, combined with signoff-level accuracy, was essential to developing a robust power grid and shortened design closure schedules by multiple weeks.

"A streamlined, integrated flow is essential to managing today's IC design complexity," said Jay Liang, CTO and vice president of engineering at Nationz. "The ease of use of PrimeRail within Synopsys' IC Compiler™ place and route system allowed us to rapidly deploy rail analysis for implementation and sign off on multiple production designs. Early analysis during implementation allowed our engineers to identify and fix power grid connectivity weaknesses in our IP-centric designs during floorplanning. This enabled creation of a robust power network early and shortened physical implementation from 12 to 10 weeks."

Traditionally rail analysis has been performed late in the design flow, but fixing voltage drop violations late in the design cycle has a negative impact on timing and routing closure. PrimeRail In-Design seamless integration with Synopsys' IC Compiler allows fast and accurate early rail analysis throughout the implementation flow. Vector Free Rail Analysis technology enables dynamic analysis during implementation, even in the absence of simulation vectors. By exposing average and peak power rail violations early, PrimeRail, built on Synopsys' PrimeTime® timing and power engines, enables users to design an optimal power grid, minimize late stage engineering change orders (ECOs) and complete signoff with confidence.

"Smaller technology nodes and increased design complexity have made power and rail analysis a requirement during design implementation," said Bijan Kiani vice president of product marketing for Synopsys' Design Group. "Nationz's confidence in PrimeRail's In-Design analysis capability during implementation and highly accurate analysis engines enabled them to achieve accelerated design closure for multiple designs."

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also a leader in software quality and security testing with its Coverity® solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Editorial Contacts:
Sheryl Gulizia
Synopsys, Inc.                                                                  
650-584-8635                                                                   
Email Contact

Lisa Gillette-Martin
MCA, Inc.
650-968-8900 ext. 115
Email Contact

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/nationz-accelerates-design-closure-with-primerail-signoff-solution-300093191.html

SOURCE Synopsys, Inc.

Contact:
Synopsys, Inc.
Web: http://www.synopsys.com




Review Article Be the first to review this article
 True Circuits: IOT PLL

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise