Sibridge Technologies Adopts Atrenta IP Kit

Ensures Highest Quality and Visibility with the Gold Standard

SAN JOSE, Calif. — (BUSINESS WIRE) — June 3, 2015 — Atrenta Inc., the leading provider of SoC Realization solutions for the semiconductor and consumer electronics industries, today announced that Sibridge Technologies has adopted the Atrenta IP Kit into their IP Signoff flow. This addition ensures the most robust and comprehensive analysis of their IP, along with automatic generation of IP quality and specification metrics, resulting in the highest quality and visibility across the critical domains of IP verification.

“At Sibridge Technologies, we constantly strive for the utmost quality and verification of our IP,” said Rajesh Shah, CEO at Sibridge Technologies. “The results we have seen with Atrenta’s IP Kit confirm the feedback from our customers. We now have the ability to do a comprehensive analysis, and signoff the IP to our customers with design quality and specification metrics.”

Built on Atrenta’s SpyGlass® platform, the IP Kit offers a standardized set of checks, metrics and deliverables for soft (RTL) IP. The IP Kit performs an exhaustive analysis across multiple design disciplines including Simulation & Synthesis readiness, Clock Domain Crossing (CDC), Testability (DFT), Power (estimation, reduction, and verification), Timing Constraints, and Physical congestion. The result of the analysis is a set of objective metrics that report on the quality and readiness of the IP across these domains.

“As the gold standard for RTL Signoff, we are pleased to welcome Sibridge into the growing circle of companies who ship SpyGlass Clean IP,” said Piyush Sancheti, vice president of marketing at Atrenta. “Over the last 4 years the IP Kit has emerged as the de facto industry standard for IP quality. The metrics driven approach to IP signoff has obvious benefits to both the suppliers and consumers of IP.”

About Atrenta Inc.

Atrenta's SpyGlass Predictive Analyzer® significantly improves design efficiency for the world's leading semiconductor and consumer electronics companies. Patented solutions provide early design insight into the demanding performance, power and area requirements of the complex system on chips (SoCs) fueling today's consumer electronics revolution. More than two hundred eighty companies and thousands of design engineers worldwide rely on SpyGlass to reduce risk and cost before traditional EDA tools are deployed. With the addition of GenSys® and BugScope®, RTL modification and verification efficiency are also enhanced, allowing engineers and managers to find the fastest and least expensive path to silicon for complex SoCs.

SpyGlass from Atrenta: Insight. Efficiency. Confidence. www.atrenta.com

About Sibridge Technologies

Sibridge Technologies provides innovative value-added IP-based solutions for design, verification, and embedded systems development to worldwide semiconductor and electronic product companies. The company offers a unique blend of three critical components in the development of SoCs: Design IP and Verification IP portfolios; strong chip design, integration, and verification expertise; embedded systems, hardware & software design and validation for streaming media, wireless, and networking applications. The company is based in Santa Clara, CA and has additional design centers in Ahmedabad Bangalore and Pune in India. www.sibridgetech.com

© 2015 Atrenta Inc. All rights reserved. Atrenta, the Atrenta logo, SpyGlass, SpyGlass Predictive Analyzer, GenSys and BugScope are registered trademarks of Atrenta Inc. All others are the property of their respective holders.

This press release contains forward-looking statements. Atrenta disclaims any obligation and does not undertake to update or revise the forward-looking statements in this release.



Contact:

Atrenta:
Danielle Arnold, 408-453-3333
Email Contact
or
Sibridge:
Peter Robinson
Email Contact




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy