Development Platform released for Cortus APS Processor IP Cores

Montpellier, France, June 3, 2015 –  Cortus, a technology leader in low-power, silicon-efficient, 32-bit processor IP, announced the availability of a Development Platform for Cortus’ APS processor cores today. The Cortus Development Platform comprises a board based on a Xilinx Spartan-6X75, the Cortus Eclipse IDE and Cortus GCC toolchain. The board includes an I/O footprint compatible with the Arduino Due enabling the wide choice of Arduino Due-compatible shields to be used to extend the platform.

For more information read the full news release here:
http://www.neondrum.com/public/public_release.php?id=1858

About Cortus
–  Cortus, a technology leader in low-power, silicon-efficient, 32-bit processor IP, announced the availability of a Development Platform for Cortus’ APS processor cores today. The Cortus Development Platform comprises a board based on a Xilinx Spartan-6X75, the Cortus Eclipse IDE and Cortus GCC toolchain. The board includes an I/O footprint compatible with the Arduino Due enabling the wide choice of Arduino Due-compatible shields to be used to extend the platform.

 



Read the complete story ...


Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise