Dolphin Integration’s memories silicon proven at TSMC 90 nm eFlash

Grenoble, France – June 1, 2015 -- Dolphin Integration is proud to announce that their memory offering at 90 nm eFlash process have fully passed the various stages of TSMC 9000 qualification. This guarantees innovative solutions with minimal risks and maximum reliability.

Dolphin Integration’s SpRAM RHEA, 1PRFile AURA, 2PRFile/DpRAM ERIS and sROMet PHOENIX are silicon provento support smartcard, home application and more generally all MCU designs that need the best trade-off between area and power consumption .

As part of the partnership between TSMC and Dolphin Integration, these memories are available in TSMC’s sponsored program and enable to address true High Density and Low Power challenges through main key benefits:

  • SpRAM RHEA achieves up to 10% area savings*, ultra low leakage current, and drastically decreased dynamic power consumption,
  • 1PRFile AURA generator enables up to 30% area savings* and ultra low leakage,
  • 2PRFile/DpRAM ERIS proposes a trade-off between speed and ultra low leakage thanks to various VT options,
  • sROMet PHOENIX contributes to 5-10 % gain in density* with a denser architecture for metal programmable ROM.

*Comparison with standard solutions

More importantly, Dolphin Integration offers a wide range of qualified memories and standard cell libraries so as to offer Off-the-Shelf products endowed with differentiated optimizations to address a diversity of SoC requirements.

For a true power consumption optimization, these libraries can be delivered with their relevant voltage regulators thanks to the innovative offering of Reusable Power Kit Libraries.

For further information on these memory and standard cell libraries, click here or contact Email Contact.



Read the complete story ...


Review Article Be the first to review this article
CST: Webinar October 19, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise