SMIC Adds Reliability Checks to IP Certification Program Based on Mentor Graphics Calibre PERC Platform

WILSONVILLE, Ore., June 1, 2015 — (PRNewswire) —  Mentor Graphics Corp. (NASDAQ: MENT) today announced that Semiconductor Manufacturing International Corporation (SMIC) will include new circuit reliability checks using the Calibre® PERC™ product in its IP certification program. Reliability verification helps ensure that ICs manufactured by SMIC are free of subtle design flaws that can affect reliability in the field. Calibre PERC joins Calibre nmDRC™, Calibre nmLVS™, and Calibre LFD™, which are mandatory sign-off elements, as a strongly recommended reliability checking element in SMIC's third party IP certification process. For SMIC ecosystem partners who do not own the Calibre PERC product, Mentor provides a service allowing partners to submit their designs for checking against the SMIC reliability rules.

Mentor Graphics logo.

"ICs designed today have higher reliability requirements than ever before, regardless of the process node they use," said Dr. Tianshen Tang, senior vice president of SMIC's Design Service Center. "By adding Calibre PERC reliability checks for I/O and power ESD protection, cross power domain charged device models (CDM) and latch-up to our IP certification process, we help ensure that SMIC customers can achieve their target system level reliability requirements. Once the trial-run period successfully ends, SMIC will make Calibre PERC reliability checks a mandatory sign-off element."

The SMIC reliability checks include ESD circuit and device layout checks, ESD path interconnect reliability checks, checks for ESD protection on analog-digital interfaces, and latch-up checks on guard ring and strap layouts. The Calibre PERC product not only detects violations, but provides designers with a holistic environment for debugging circuit reliability problems. It provides an integrated view of circuit connectivity, topology, physical layout and design rules, which is unavailable in any other tool.

As part of the program, third party IP submitted for certification at SMIC can also be provided to Mentor Graphics, where designated customer application engineers run the SMIC checks using in-house datacenter facilities. Mentor then provides reports indicating pass/fail results, along with pointers to any missing or incorrect protection circuits. 

"SMIC and Mentor have worked together to make the SMIC IP certification program even more comprehensive by leveraging the Calibre PERC platform," said Joseph Sawicki, vice president and general manager of the Design-to-Silicon division at Mentor Graphics. "As SMIC implements this program across their various process nodes, their customers will save engineering time and effort, while increasing confidence that their ICs will be extremely robust and reliable in the field."

SMIC and Mentor Graphics will present an overview of the SMIC IP certification program at the SMIC booth (#2803) at the upcoming Design Automation Conference being held at Moscone Center in San Francisco. Specific dates and times for the presentation will be posted on the SMIC web site.

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year in excess of $1.24 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site:

(Mentor Graphics, Mentor, and Calibre are registered trademarks and PERC, nmDRC, nmLVS, and LFD are trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)

For more information, please contact:
David Smith
Mentor Graphics
Email Contact

Logo -


To view the original version on PR Newswire, visit:

SOURCE Mentor Graphics

Mentor Graphics

Review Article Be the first to review this article
Featured Video
More Editorial  
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy