Come Visit PLDA at DAC and See How to Jumpstart Your Hardware Validation with QuickPlay

SAN FRANCISCO, Calif. — (BUSINESS WIRE) — May 29, 2015 — PLDA will privately showcase QuickPlay, a Virtualized Hardware Validation Platform at DAC 2015. QuickPlay accelerates hardware development by enabling fast and early-on hardware validation of HDL Blocks with large real world, real time datasets with a cost effective instant-on platform. Its ease of implementation also enables the creation of automatic regression tests to streamline the validation process even further.
QuickPlay is already in used by several Early Access Customers, and PLDA is leveraging the DAC event to expand its Early Access Program to a wider audience. Following a staged rollout strategy, the QuickPlay team is offering 30mn private tours of its platform and interested customers can register on the QuickPlay web page to reserve their slot to see QuickPlay in action and discuss their Hardware Validation needs and challenges with the QuickPlay team.

For more information about QuickPlay, please visit https://www.plda.com/quickplay-4-hw-validation and set up an appointment with the QuickPlay team.

About PLDA

PLDA is a 18+ year old private company recognized for its leadership and expertise in FPGA/ASIC IPs, FPGA-based Boards/SOM and Design Tools. With over 5,800 licenses, PLDA has establish a vast customer base and the world’s broadest PCIe ecosystem. Its expertise and award winning support has made PLDA a unique supplier of IPs, FPGA-based boards, API’s and Tools supplying its products to the biggest names in all market segments, from the largest Semiconductor Companies to Military and Financial institutions. PLDA is a global company with offices in North America (San Jose, California) and Europe (France, Italy, Bulgaria).



Contact:

PLDA
Romain Tourneau, +33 4 28 38 04 66
Marketing Manager
Email Contact




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
The Future: EDA Hiring faces Headwinds
Peggy AycinenaIP Showcase
by Peggy Aycinena
Happy Talk: CEOs, Celebrity, Seasoning
More Editorial  
Jobs
Acoustic Systems Test Engineer for Cirrus Logic, Inc. at Austin, TX
RF IC Design Engineering Manager for Intel at Santa Clara, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Design Verification Engineer for intersil at Morrisville, NC
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise