So-ADE Unveils Debugger for Use With Verific Design Automation's SystemVerilog, VHDL, UPF Parser Platforms

SAINT GEOIRE EN VALDAINE, FRANCE -- (Marketwired) -- May 21, 2015 -- So-ADE™ today announced immediate availability of an easy-to-use and intuitive debugger for the development and debugging of the SystemVerilog, VHDL and UPF parser platform from Verific Design Automation.

Meant for C/C++ developers, So-ADE adds electronic design automation (EDA) concept knowledge to the debugger level. It automatically manipulates the Abstract Syntax Tree (AST) from VHDL, Verilog or SystemVerilog hardware description languages, parsing for faster code development and algorithm debug with commonly used data structures.

"We're delighted that So-ADE founders created a product around our parser platform, and they have our full support," notes Michiel Ligthart, Verific's president and chief operating officer. "Today's announcement reinforces Verific's reach into a wide variety of verification segments, including analysis, emulation, simulation and synthesis."

The So-ADE debugger includes built-in support for all ASTs generated by Verific's parser platform. The debugger is able to navigate an AST from any program break point, allowing a user who may not be familiar with an AST structure to analyze it.

Compliant with netlist-level program debuggers through an application programming interface (API), it extracts netlist information directly from any debugged program and displays a schematic through its rendering engine. So-ADE facilitates stack analysis and analyzes algorithm behavioral.

"Our tool was developed to be easy to use and efficient, which is why we elected to work with Verific, a company noted for quality software, support and service," states Stephane Petithomme of So-ADE.

The EDA and field programmable gate array (FPGA) industry relies on Verific's software to serve as the front end for tools used for analysis, simulation, verification, synthesis, emulation and test of register transfer level (RTL) designs. Its Parser Platform includes support for SystemVerilog, Verilog, VHDL and UPF, and provides C++ and Perl APIs. Verific's software is distributed as C++ source code and compiles on all 32- and 64-bit Unix, Linux and Windows operating systems.

Verific will exhibit at the 52nd Design Automation Conference (DAC) in booth (#2714) June 8-June 10 at the Moscone Center, San Francisco. Information about DAC can be found at: www.dac.com

About Verific Design Automation
Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides parsers and elaborators for SystemVerilog, Verilog, VHDL and UPF. Verific's software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 60,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Email: info@verific.com Website: www.verific.com

About So-ADE
Founded in 2015, So-ADE is a privately held company Saint Geoire En Valdaine, France, developing and marketing innovative consulting services for electronic design automation (EDA) software suppliers, in-house CAD tool developers and semiconductor companies. Its primary products are So ADE graphengine, a schematic generator available at the C++ source code level, and So ADE debugger, a cutting-edge C/C++ EDA tool debugger. Email: stephane@so-ade.com Website: www.so-ade.com

So-ADE is a registered trademark of So-ADE. So-ADE and Verific Design Automation acknowledge trademarks or registered trademarks of other organizations for their respective products and services.

For more information, contact:
Nanette Collins
Public Relations for Verific 
(617) 437-1822 

Email Contact 





Review Article Be the first to review this article
 True Circuits: IOT PLL

Featured Video
Jobs
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
Methodics User Group Meeting at Maxim Integrated 160 Rio Robles San Jose CA - Jun 5 - 6, 2018
2018 FLEX Korea at Room 402/ 403, COEX Seoul Korea (South) - Jun 20 - 21, 2018
IEEE 5G World FOrum at 5101 Great America Parkway Santa Clara CA - Jul 9 - 11, 2018
PCB WEST 2018 Conference & Exhibition at Santa Clara Convention Center Santa Clara CA - Sep 11 - 13, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL
DAC2018



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise