SOMNIUM® DRT builds smaller, faster, lower energy Kinetis MCU programs

13th May 2015- SOMNIUM DRT (Device-aware Resequencing Tools) Freescale™ Kinetis Edition is a complete software development environment for FreescaleTM Kinetis MCUs. 

SOMNIUM® is a member of the Embedded Microprocessor Benchmark Consortium (EEMBC®) Automotive Subcommittee and uses EEMBC Autobench™ and EEMBC EnergyBench™ to validate and demonstrate DRT’s benefits. Comparing against the GNU ARM Launchpad tools (widely used in other free and commercial software tools products) shows that DRT can enable performance increases of over 10% with energy reductions of up to 20%, whilst also reducing usage of precious on-chip RAM and ROM by up to 40%. No source code changes are required, using DRT simply provides better results, automatically.

This first set of results is truly impressive” said Markus Levy, President of EEMBC. “Autobench testing using SOMNIUM’s DRT breakthrough technology in comparison with similar software tools has shown that significant energy and code size reductions can be achieved whilst maintaining performance and without any source code changes. We are working with SOMNIUM to release additional EEMBC benchmark results, including ULPBench™ and CoreMark® in the coming months”.

In addition to these industry standard EEMBC benchmarks, DRT's GNU and Eclipse compatibility allows SOMNIUM to test with Freescale's software enablement solutions, including Kinetis SDK, the Sensor Fusion Toolbox and demonstration applications from Freescale’s online community. Using unmodified source code and identical compiler options, DRT provides significant savings for precious on-chip ROM and RAM resources, whilst maintaining system performance. These savings are achieved automatically, enabling use of lower-priced Kinetis devices and reducing development costs.

DRT also provides full Newlib functionality and performance within the memory profile of the simpler Newlib Nano configuration, and contains advanced optimization to remove unused code and data. This dramatically reduces memory overheads, allowing more of the precious on-chip ROM and RAM resources to be used for application software. DRT’s optimizations are critical to enabling the use of cost optimized Kinetis devices for embedded designs.

Program Versus GNU ARM Launchpad
Empty main C 70% smaller
Empty main C++ 46% smaller

Unlike other commercial tools, DRT combines a familiar user interface and compatibility with Freescale’s Kinetis Design Studio SDK and CodeWarrior for Kinetis MCUs together with SOMNIUM’s patented technologies to automatically provide the best quality code generation, saving development costs and generating the best possible technical results. DRT’s code generation tools are aware of the coupling of the memory system to the processor and automatically applies a patented series of optimizations. This makes the program dramatically smaller, faster and energy efficient whilst also saving significant development time and money. Developers using SOMNIUM’s DRT products will have a significant advantage over their competitors, reaching the market faster with more efficient and more profitable designs.

“DRT’s patented resequencing automatically optimizes memory and energy usage, whilst also improving performance. DRT’s ‘out-of-the-box’ solution is fully compatible with the most widely used industry standard software tools, with no source code changes required. Working with EEMBC (Embedded Microprocessor Benchmark Consortium) has enabled us to clearly demonstrate DRT’s benefits using well respected, industry standard benchmarks,”said Dave Edwards, CEO and CTO of SOMNIUM®.

SOMNIUM DRT, Freescale Kinetis edition is available now.

Free trial versions can be downloaded from


SOMNIUM® believes software development tools must evolve to address the bottlenecks of embedded software development, to transform time to market, system efficiency and cost. The company’s SOMNIUM® DRT product solves these problems, automatically generating best results, first time, every time. For more information, visit

For more information, visit


Adele Bourne
Email Contact


Review Article Be the first to review this article
Featured Video
More Editorial  
ASIC Design Engineer for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy