How to get the most competitive Power Management Network?

Grenoble, France – May 4, 2015-- Embedding the Power Management Network (PMNet) in Systems-on-Chip (SoC) is mandatory for optimizing circuits towards reduction of both BoM and power consumption.

In the same manner as for standard cell libraries, Dolphin Integration proposes the  Reusable Power Kit Library (RPKL), a complete library of embedded voltage regulators structured per a standard, namely  DELTA, resulting in  reusable components for faster Time-to Market.

The RPKL not only contains voltage regulators but also key complements suitable for Battery Management Systems, as well as Companions for Regulators. The integral offering enables to build an optimized Power Management Network (PMNet) for either Low Bill-of-Material, Low power, High efficiency or Low noise optimization criteria.

Ones of these flagship products are the  Retention Alternating Regulators (RAR), that combines two regulators, one for diverse optimizations in normal mode and one for ultra-low quiescent current in retention mode; and the  Over-voltage Protection Modules (OPM), enabling 5.5 V operation while using standard 3.3 V CMOS processes.

Thanks to this complete offering, Dolphin Integration delivers to SoC Integrators all the Power supply components needed to build an optimal PMNet. To help select the appropriate components and design the best power management architecture, Dolphin Integration’s application engineers provide a custom  Figure-of-Merit (FoM) taking into account the best performance trade-off for each application constraints and customer requirements.

The Reusable Power Kit Library: from 180 nm to 28 nm

Power kit Library

Have a look at our available components catalog and product sheets by technological process on our website.  For more information contact our Product Marketing Manager at  Email Contact.




Review Article Be the first to review this article
CST: Webinar October 19, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise