A*STAR’S IME and Industry Partners to Enable High Density / Low-Cost Packaging Technology for System Scaling within Smart Devices

New capabilities in high-density fan-out wafer level packaging will heighten system performance in smart devices

Singapore, Apr 16, 2015 — A*STAR’s Institute of Microelectronics (IME), together with Amkor Technologies, NANIUM, STATS ChipPAC, NXP Semiconductors, GLOBALFOUNDRIES, Kulicke & Soffa, Applied Materials, Inc., Dipsol Chemicals, JSR Corporation, KLA-Tencor, Kingyoup Optronics, Orbotech and Tokyo Ohka Kogyo have formed a High-Density Fan-Out Wafer Level Packaging (FOWLP) consortium to extend FOWLP capabilities for applications in devices such as smart phones, tablets, navigation tools and gaming consoles.

These devices call for application processors with greater system capabilities such as increased memory and bandwidth, as well as faster processing speed to support myriad demanding applications and functions, while consuming low power. At the same time, the sheer market volume [1] for such devices necessitates system cost reduction.

FOWLP is a low-cost packaging technology for system scaling which enables multiple chips to be integrated in a small form factor on a single package. However, the adoption of conventional FOWLP technology for high performance, multi-functional devices is being challenged by pin-count density of a few hundreds of I/Os per device package. These limitations have a direct impact on its capability to support increased system requirements and performance.

The consortium aims to provide solutions to overcome these limitations. It will develop a High-Density FOWLP test vehicle capable of supporting thousands of I/Os and characterising the package for die shift, die protrusion and wafer warpage analysis that will enable system scaling for smartphones and mobile tablets. Concurrently, tight wiring to accommodate increased pin counts using fine pitch multi-layer redistribution layer technology will be demonstrated for large area FOWLP while maintaining its signal/power integrity and reliability.

“System integration is necessary to enable diverse functionalities with high performance in future applications across a wide spectrum of industries including computing and networking, healthcare, consumer electronics, transport and automotive. With the High-Density Fan-Out Wafer Level Packaging consortium, IME continues to add to its portfolio of advanced packaging platforms so as to provide wide-ranging solutions for the continued evolution and different needs of complex and demanding devices,” said Prof. Dim-Lee Kwong, Executive Director of IME.

“Amkor is pleased to participate in the High-Density FOWLP consortium to help accelerate the adoption of this next-generation package platform technology.  As a leader in the space, working to drive packaging and test technologies forward is one of our core objectives. We expect advanced platforms like High-Density FOWLP to become the prevailing packaging format for much of the advanced integration market, including mobile and high performance products,” said Mr. Ron Huemoeller, Senior Vice President, Advanced Product & Technology Development, IP of Amkor Technology, Inc.

“Market applications will always be our industry’s main drivers,” commented Mr. Armando Tavares, President of the Executive Board at NANIUM. “In times of More-than-Moore, I/Os requirements have been increasing steadily, as they translate into higher integration, improved performance, minimal form-factor and cost-effectiveness. The development of High-Density Fan-Out Wafer-Level Packaging technology represents a step towards fine-pitch multi-layer redistribution, which in turn will allow us to build higher-density structures. These will significantly increase the amount of interconnects enabled by FOWLP, turning this technology into an IC packaging platform for chip-to-chip interconnect with a higher I/O and at a competitive cost.

NANIUM regards IME’s initiative of creating a consortium as a very insightful one. Through the combination of our know-how and manufacturing capabilities with IME’s technology development expertise, we will surely contribute to the development of our FOWLP technology roadmap, to the benefit of our customers.”

"High-Density Wafer-Level Fan-Out Packaging technology enables advanced system scaling for form factor limited and cost challenged applications,” said Mr. Ramakanth Alapati, Director of Package Architecture and Customer Technology at GLOBALFOUNDRIES. “GLOBALFOUNDRIES appreciates IME's effort to identify robust solutions needed for a cost-effective high volume manufacturing approach to wafer level packaging."

“The strong collection of companies who have joined the consortium and our shared commitment to expanding the capabilities of FOWLP reflects the promising value of this technology for a wide range of high performance applications. This collaboration will accelerate the important development activities we have been focusing on such as ultra thin package profiles, finer line/space widths down to 2µm/2µm and multi-layer redistribution in order to achieve smart system integration at a lower cost for our customers,” said Dr. Han Byung Joon, Executive Vice President and Chief Technology Officer, STATS ChipPAC.

“This consortium has members from the entire supply chain, and with the combined experience and knowledge of all the members, the solution developed will be industry leading and targeted for high volume manufacturing benefiting the industry as a whole,” said Mr. Cheam Tong Liang, Vice President, Advanced Packaging Business Line & Corporate Strategy of Kulicke & Soffa.

________________________________________________________________

Enclosed:

ANNEX A – About the High Density Fan-Out Wafer Level Packaging Consortium Members

About A*STAR’s Institute of Microelectronics (IME)

The Institute of Microelectronics (IME) is a research institute of the Science and Engineering Research Council of the Agency for Science, Technology and Research (A*STAR). Positioned to bridge the R&D between academia and industry, A*STAR IME's mission is to add value to Singapore's semiconductor industry by developing strategic competencies, innovative technologies and intellectual property; enabling enterprises to be technologically competitive; and cultivating a technology talent pool to inject new knowledge to the industry. Its key research areas are in integrated circuits design, advanced packaging, bioelectronics and medical devices, MEMS, nanoelectronics, and photonics.

For more information on IME, please visit www.ime.a-star.edu.sg.

About the Agency for Science, Technology and Research (A*STAR)

The Agency for Science, Technology and Research (A*STAR) is Singapore's lead public sector agency that fosters world-class scientific research and talent to drive economic growth and transform Singapore into a vibrant knowledge-based and innovation driven economy.

In line with its mission-oriented mandate, A*STAR spearheads research and development in fields that are essential to growing Singapore’s manufacturing sector and catalysing new growth industries. A*STAR supports these economic clusters by providing intellectual, human and industrial capital to its partners in industry.

A*STAR oversees 18 biomedical sciences and physical sciences and engineering research entities, located in Biopolis and Fusionopolis, as well as their vicinity. These two R&D hubs house a bustling and diverse community of local and international research scientists and engineers from A*STAR’s research entities as well as a growing number of corporate laboratories.

For more information on A*STAR, please visit www.a-star.edu.sg.

ANNEX A -  ABOUT THE HIGH DENSITY FAN-OUT WAFER LEVEL PACKAGING CONSORTIUM MEMBERS

1.    Amkor Technology

Amkor is a leading provider of semiconductor packaging and test services to semiconductor companies and electronics OEMs.  More information about Amkor is available from the company's filings with the Securities and Exchange Commission and on Amkor's website: www.amkor.com.

2.    Applied Materials, Inc.

Applied Materials, Inc. (Nasdaq: AMAT) is the global leader in precision materials engineering solutions for the semiconductor, flat panel display and solar photovoltaic industries. Our technologies help make innovations like smartphones, flat screen TVs and solar panels more affordable and accessible to consumers and businesses around the world. Learn more at www.appliedmaterials.com.

3.    Dipsol Chemicals Co. Ltd.

Surface Finishing Technology is an integral part of modern life whose ubiquitous existence is made evident in a broad range of trades including the thriving automotive industry and the faced-paced IT industry, as well as the home appliance, aerospace, railway systems and nautical industries, all considered vital to people and business worldwide. Dipsol Chemicals is dedicated to providing top quality, environment-conscious products to fulfill the diverse Surface Finishing needs of our valued customers.

4.    GLOBALFOUNDRIES

GLOBALFOUNDRIES is the world’s first full-service semiconductor foundry with a truly global footprint. Launched in March 2009, the company has quickly achieved scale as the second largest foundry in the world, providing a unique combination of advanced technology and manufacturing to more than 160 customers. With operations in Singapore, Germany and the United States, GLOBALFOUNDRIES is the only foundry that offers the flexibility and security of manufacturing centers spanning three continents. The company’s three 300mm fabs and five 200mm fabs provide the full range of process technologies from mainstream to the leading edge. This global manufacturing footprint is supported by major facilities for research, development and design enablement located near hubs of semiconductor activity in the United States, Europe and Asia. GLOBALFOUNDRIES is owned by Mubadala Development Company. For more information, visit http://www.globalfoundries.com.

1 | 2  Next Page »



Review Article Be the first to review this article
CST Webinar Series

EMA:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Retail Therapy: Jump starting Black Friday
Peggy AycinenaIP Showcase
by Peggy Aycinena
REUSE 2016: Addressing the Four Freedoms
More Editorial  
Jobs
Principal Circuit Design Engineer for Rambus at Sunnyvale, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
AE-APPS SUPPORT/TMM for EDA Careers at San Jose-SOCAL-AZ, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
ACCOUNT MANAGER MUNICH GERMANY EU for EDA Careers at MUNICH, Germany
Upcoming Events
2016 IEEE International Electron Devices Meeting at Hilton San Francisco Union Square 333 O’Farrell Street San Francisco CA - Dec 3 - 7, 2016
Zuken Innovation World 2017, April 24 - 26, 2017, Hilton Head Marriott Resort & Spa in Hilton Head Island, SC at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy