Application Note Demonstrates NI AWR Design Environment Load-Pull Technology for the Design of Wideband High-Efficiency PAs

EL SEGUNDO, Calif. – April 15, 2015  -- NI (formerly AWR Corporation) announces a new application note titled “ Using NI AWR Design Environment Load-Pull Simulation for the Designer of Wideband High-Efficiency PAs” that explores the design of power amplifiers (PAs) leveraging load-pull technology within NI AWR Design Environment™ software, specifically that of Microwave Office. Using a Cree CGH40010F gallium nitride high-electron mobility transistor in a Class F PA at 2000 MHz as the example circuit, the application note details how power-added efficiency is maximized by optimizing source and load pull at the fundamental frequency, plus second and third harmonics. Additionally, the ability of the load-pull technique to inspect transistor voltage and current waveforms helps users gain confidence in their high performance designs.

Where:

“Using NI AWR Design Environment Load-Pull Simulation for the Designer of Wideband High-Efficiency PAs” application note is found online at awrcorp.com/solutions/technical-papers.

When:

Immediately.

AWR, Microwave Office, National Instruments, NI and ni.com are trademarks of National Instruments. Other product and company names listed are trademarks or trade names of their respective companies.




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy