Application Note Demonstrates NI AWR Design Environment Load-Pull Technology for the Design of Wideband High-Efficiency PAs

EL SEGUNDO, Calif. – April 15, 2015  -- NI (formerly AWR Corporation) announces a new application note titled “ Using NI AWR Design Environment Load-Pull Simulation for the Designer of Wideband High-Efficiency PAs” that explores the design of power amplifiers (PAs) leveraging load-pull technology within NI AWR Design Environment™ software, specifically that of Microwave Office. Using a Cree CGH40010F gallium nitride high-electron mobility transistor in a Class F PA at 2000 MHz as the example circuit, the application note details how power-added efficiency is maximized by optimizing source and load pull at the fundamental frequency, plus second and third harmonics. Additionally, the ability of the load-pull technique to inspect transistor voltage and current waveforms helps users gain confidence in their high performance designs.

Where:

“Using NI AWR Design Environment Load-Pull Simulation for the Designer of Wideband High-Efficiency PAs” application note is found online at awrcorp.com/solutions/technical-papers.

When:

Immediately.

AWR, Microwave Office, National Instruments, NI and ni.com are trademarks of National Instruments. Other product and company names listed are trademarks or trade names of their respective companies.




Review Article Be the first to review this article
True Circuits:

Featured Video
Jobs
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Upcoming Events
FPGA 2017 at 350 Calle Pincipal, Marriott Hotel Monterey CA - Feb 22 - 24, 2017
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy