University of Madrid Empowers Students to Master Circuit Design Concepts Using NI AWR Software

EL SEGUNDO, CA, March 25, 2015  -- NI (formerly AWR Corporation) has released a success story highlighting how students in the Signal Theory and Communications Department (TSC) of the Polytechnic University of Madrid (UPM) mastered the practical design of circuits and systems using NI AWR Design Environment™/Microwave Office circuit design software and AXIEM EM simulation technology. Specifically, the students overcame the challenges of designing matching networks with distributed elements (transmission lines), filters, switches and amplifiers in microstrip technology. Microwave Office has been used for many years in UPM TSC classes and the instructors believe it is the best tool for improving students’ design expertise and ensuring a high success rate in the performance of their resulting designs.

“We’ve been using NI AWR software for many years now. We’ve also authored three books describing theory, application and software examples that have become an invaluable resource to the students,” said Dr. Vicente Gonzalez Posada, assistant professor at UPM TSC. “The NI AWR software products are intuitive to learn so the students can immediately be productive, which in turn allow for more design time exploration on the part of the students and an enhanced learning experience.”

Where:
The complete success story is available at www.awrcorp.com/customer-stories/university-madrid.

AWR, AXIEM, Microwave Office, National Instruments, NI and ni.com are trademarks of National Instruments. Other product and company names listed are trademarks or trade names of their respective companies.




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Blue Pearl: Best kept Secret in EDA
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise