Epson Improves GPS Watch Battery Life with Cadence Tensilica Xtensa Processor

New ultra-low power wearables offer extended battery life of up to 30 hours for active lifestyles

SAN JOSE, Calif., 17 Feb 2015 - Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Epson has switched from its previous GPS subsystem to one using the Cadence® Tensilica® Xtensa® processor to extend the battery life of its wrist watch GPS running monitors from 14 hours to up to 30 hours when the GPS function is activated. Epson took advantage of the highly flexible Xtensa processor architecture to optimize the design for the best power, performance and area results, which greatly contributed to the overall subsystem power savings. 

For more information on the Xtensa processor, visit  www.cadence.com/news/xtensa/epson

“Ultra-low power features are critical for chip designs in our wearables segment,” said  Kenichi Ushiyama, General Manager, Epson. “By adapting the Cadence Tensilica Xtensa processor to our needs, we were able to combine the control and GPS signal processing functions into one efficient core, saving power and area for this very space-constrained design.” 

The Xtensa processor can be customized to handle both performance-intensive digital signal processing (DSP) and embedded control processing functions. The patented automated Xtensa Processor Generator allows designers to create more competitive and differentiated features with the lowest power by integrating control and signal processing in a single core.

About Cadence
 
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at  www.cadence.com.

Contact:

Cadence Newsroom
408-944-7039
newsroom@cadence.com



Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise