Synopsys Galaxy Design Platform Deployed by HiSilicon Technologies for Implementation of FinFET Designs

Successful Tapeouts Include the Newly Announced 64-bit ARM Cortex-A72 Processor-based SoC

MOUNTAIN VIEW, Calif., March 10, 2015 — (PRNewswire) —  

Highlights:

  • Design Compiler Graphical and IC Compiler save several weeks of design time by minimizing iterations between synthesis and place and route
  • IC Compiler achieves HiSilicon Technologies' aggressive power, performance and area targets and delivers predictable design closure
  • PrimeTime ADV and IC Compiler enable single-pass timing and power ECO closure

Synopsys, Inc. (Nasdaq: SNPS) today announced that HiSilicon Technologies, a leading provider for telecom network, wireless terminal and digital media chipset solutions, has broadly deployed Synopsys' Galaxy Design Platform for the implementation of ARM® Cortex®-A72, Cortex -A57 and Cortex -A53 processor-based FinFET designs targeting TSMC's 16-nanometer (nm) process technology. The technology innovations for Synopsys in its Design Compiler® Graphical synthesis solution, IC Compilerplace and route tool, PrimeTime® ADV advanced timing closure tool, StarRC extraction solution and IC Validator physical verification tool were instrumental in enabling multiple production tapeouts of industry-leading performance, low-power, multi-core designs implemented by HiSilicon Technologies.

"We have selected the Galaxy Design Platform for all of our FinFET implementation because of the superior quality of results delivered by the platform," said Yu Lin, senior director of Technology Platform Engineering at HiSilicon Technologies. "A strong collaboration with Synopsys has enabled us to meet our production tapeout milestones for all Cortex-A Series designs in a timely and predictable manner. We are broadly deploying the platform to achieve superior results."

In collaboration with Synopsys, HiSilicon Technologies recently completed a 16-nm production tapeout that contained more than 50 million instances, including four ARM Cortex-A72 quad-core processor clusters, each measuring 1.6 million instances. The move from planar (bulk) to tri-gate (FinFET) devices and the use of double patterning technology (DPT) can be a disruptive transition, but Synopsys worked closely with HiSilicon Technologies to develop a robust 16-nm design implementation methodology that includes several key technologies from the Galaxy Design Platform:

  • Physical guidance from Design Compiler Graphical enables tight correlation with IC Compiler, saving up to three weeks of design time;
  • Layer-aware optimization in Design Compiler and IC Compiler, together with concurrent clock and data optimization in IC Compiler, increases design performance;
  • Variation-aware multisource clock tree synthesis technology in IC Compiler provides low skew and latency;
  • Advanced net and device delay models, including resistive shielding on long nets and waveform propagation, enable modeling of signal distortion and tighter silicon correlation;
  • FinFET grid placement and route rule support enable quick and reliable 16-nm manufacturing compliance with IC Compiler and IC Validator;
  • Advanced parasitic extraction delivers signoff accuracy with StarRC;
  • PrimeTime ADV physically aware engineering change order (ECO) guidance with IC Compiler provides faster ECO closure and power recovery.

"We are committed to enabling industry leaders such as HiSilicon Technologies to achieve aggressive design targets and production milestones," said Antun Domic, executive vice president and general manager, Synopsys Design Group. "The Galaxy Platform's proven track record of technology innovations for high-performance design and our decade-long collaboration with the FinFET ecosystem was instrumental to the success of this production tapeout."

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also a leader in software quality and security testing with its Coverity® solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Editorial Contacts:
Sheryl Gulizia
Synopsys, Inc.
650-584-8635
Email Contact

Lisa Gillette-Martin
MCA, Inc.
650-968-8900 ext. 115
Email Contact

 

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/synopsys-galaxy-design-platform-deployed-by-hisilicon-technologies-for-implementation-of-finfet-designs-300047637.html

SOURCE Synopsys, Inc.

Contact:
Synopsys, Inc.
Web: http://www.synopsys.com




Review Article Be the first to review this article
CST: Webinar October 19, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise