Media Alert: Plunify to Host "Got FPGA Timing Closure Problems?" Webinar March 10

LOS ALTOS, CA -- (Marketwired) -- Mar 03, 2015 --


WHO: Plunify® Pte. Ltd., provider of groundbreaking field programmable gate array (FPGA) software

WHAT: Will host the "Got FPGA Timing Closure Problems?" webinar to showcase InTime's ability to solve timing closure and explain the newly announced "Results-Based" pricing model for FPGA design optimization services

WHEN: Tuesday, March 10, at 10 a.m. P.D.T.

WHERE: To register, go to: http://tiny.cc/7gv5tx

The webinar is meant for FPGA designers, project leaders and engineering managers creating FPGA designs with timing closure symptoms and problems. It will show examples of the typical causes of FPGA timing closure issues and describe how machine learning tools such as InTime solve these timing closure problems without changing the register transfer level (RTL) source code. A live demo will give attendees the opportunity to interact with Plunify's InTime timing closure tool.

About Plunify

Solutions from Plunify® Pte. Ltd. enable semiconductor chip designers to shorten product time to market and reduce development costs with no disruption to existing workflows. Its EDAxtend™ cloud platform and InTime™ timing closure tool help electronics companies meet FPGA design performance targets and significantly reduce their products' time to market. For more on Plunify's products, visit www.plunify.com.

Plunify is a registered trademark of Plunify Pte. Ltd. EDAxtend and InTime are trademarks of Plunify. Plunify acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

For more information, contact:
Nanette Collins
Public Relations for Plunify
(617) 437-1822

Email Contact 





Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise