Hitachi Reduces Verification Turnaround Time for Mixed-Signal Chip with Cadence Virtuoso AMS Designer

SAN JOSE, Calif., Feb. 25, 2015 — (PRNewswire) —  Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Hitachi Ltd. utilized Cadence® Virtuoso® AMS Designer to significantly reduce the verification time for a new backplane signal conditioner mixed-signal chip, while also improving quality with chip verification. The rapid growth of mixed-signal design complexity presents considerable verification challenges to reduce time to market and improve design quality. Using Virtuoso AMS Designer together with real number modeling (RNM) techniques, Hitachi was able to simulate the entire design and reduce the verification time from days to minutes. Hitachi presented a paper on this design and their use of Virtuoso AMS Designer and RNM on February 23 at ISSCC 2015 in San Francisco, Calif.

Cadence Logo

"For our large-scale, high-speed mixed-signal designs, Virtuoso AMS Designer enabled us to utilize chip verification to reduce design turnaround time and to improve the design quality significantly," said Satoshi Ueno, director, Design Engineering Second Dept., Platform Advanced Engineering Operation, Information & Telecommunication Systems Company, Hitachi, Ltd. "In order to extend the design success of our high-end mixed-signal designs at the 28nm node and beyond, we continue to count on the comprehensive solution and extensive support from Cadence."

Virtuoso AMS Designer is a mixed-signal simulation solution for the design and verification of analog, RF, memory, and mixed-signal SoCs. It is integrated with the Virtuoso Analog Design Environment (ADE) for mixed-signal design and verification. It is also integrated with the Cadence Incisive® functional verification platform for mixed-signal verification within the digital verification environment.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com.

© 2015 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, Incisive, and Virtuoso are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/hitachi-reduces-verification-turnaround-time-for-mixed-signal-chip-with-cadence-virtuoso-ams-designer-300040753.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Hitachi Ltd.
Web: http://www.cadence.com




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy