DAC Workshop on Performance Modeling & Analysis - Call for Papers
| | Rate | Review | Notices

System-to-Silicon Performance Modeling and Analysis

Power, Temperature and Reliability

DAC 2015 Workshop

June 7, 2015 - San Francisco, CA, USA 

Download in pdf

Rationale

The integration of heterogeneous electronic systems composed of SW and HW requires not only a proper handling of system functionality, but also an appropriate expression and analysis of various extra-functional properties: timing, energy consumption, thermal behavior, reliability, cost and others as well as performance aspects related to caching, non-determinism, probabilistic effects.

The workshop addresses cross-domain aspects related to the design and verification framework covering methodology, interoperable tools, flows, interfaces and standards that enable formalization, specification, annotation and refinement of functional and extra-functional properties of a system. Special emphasis will be given to formalization and expression of power, temperature, reliability, degradation and aging.

Several research and industry efforts address (parts of) the problem. However, there is a need for community-wide cooperation to establish a holistic vision on extra-functional property treatment, and to agree on research and development directions and further on validation of applicable solutions and standardization.

This event will support collaboration between main actors from system and microelectronics industry, EDA and research.

The workshop is inviting submissions of short abstracts industrial and scientific work in progress and practical solution and experiences.
Main topics (but not limited to)

-          Formalization, specification and modeling of extra-functional properties (e.g. using UML, SysML, MARTE, …) and multi-physics specification of timing, power, temperature, reliability and aging properties from system level, transactional level, to implementation.

-          Domain-specific languages and formalisms; system-level design languages (e.g. C++, SystemC, SystemVerilog, …) and extensions to express extra-functional properties

-          Tracing of extra-functional properties during simulation and run-time

-          Model of computation extensions for non-determinism, probability analysis, caching, timing, power, temperature, reliability, …

-          System performance and design space exploration using abstract modelling and analysis (e.g. virtual prototyping, …)

-          Multi-physics simulation challenges: speed vs. accuracy, fidelity

-          Power and performance estimation, analysis and measurement techniques

-          Temperature measurement, abstraction, modeling and analysis techniques

-          Power and temperature aware scheduling & real-time analysis

-          System level reliability and aging models

-          Reliability from transistor to RTL level: e.g. NBTI models including basic physical properties

-          Design for Aging and Reliability

-          Performance objectives validation, including metrics (across abstraction levels) and formal checking of extra-functional properties (e.g. using contract-based design techniques)

-          Evolution and extensions of standards like UPF, IP-XACT to express extra-functional properties

-          Industrial case-studies, state-of-the-art EDA tools including identification of challenges and gaps

 

Submissions

Authors are encouraged to outline their work in progress as short abstracts (up to one page). Submitted proposals are required to describe original unpublished work.

Proposals should be submitted electronically in text or PDF format to office@ecsi.org
Publications

Workshop proceedings of the accepted abstracts and presentations will be distributed to all participants of the event and made available through the ECSI web site. Note that the paper presented at the workshops are NOT disseminated through the official DAC proceedings or through any other formal channels, such as, for example, the IEEExplore or the ACM Digital Library.

Important deadlines

·          Submission deadline:       March 15, 2015                              

·         Notification of acceptance:       March 20, 2015                     

·         Preliminary program published:    March 26, 2015              

·         Final papers due:       May 15, 2015

·         Workshop:                June 7, 2015                                    
    





Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
Applications Engineer for intersil at Palm Bay, FL
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise