Cadence to Showcase System Design and Verification Solutions at DVCon US 2015

SAN JOSE, Calif., Feb. 18, 2015 — (PRNewswire) —  Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced it plans to exhibit its system design and verification solutions at the Design and Verification Conference (DVCon) in San Jose, California. The conference is focused on the application of Electronic Design Automation (EDA) standards, languages and methodologies for the design and verification of electronic systems and integrated circuits.

Cadence Logo.


March 2 – 5, 2015


Hilton Doubletree Hotel
San Jose, CA
Booth 505


At booth 505, Cadence is scheduled to showcase the latest tools, methodologies and support customers need for designing and verifying complex silicon, SoCs and systems. Experts will be on hand to discuss topics focused on Verification IP and IC/SoC/system design and verification.

Cadence is also scheduled to deliver several speaking sessions on system design and verification.  The scheduled Cadence speaking slots are:

Monday, March 2:

Wednesday March 4:

Thursday, March 5

Cadence also plans to deliver the following technical sessions at the conference:

Tuesday, March 3

  • 9:00 am10:30 am PTSession 2: Stimulus Generation
    2.2: Automated Test Generation to Verify IP Modified for System-Level Power Management, Christophe Lamard of STMicroelectronics and Frederic Dupuis of Cadence
  • 10:30 am12:00 pm PTSession 4: Poster Session 
    4.13: Automatic Partitioning for Multi-Core HDL Simulation, Gaurav Kumar, Sandeep Pagey, Mohit Sinha, and Manu Chopra of Cadence
    4.24: Conditional Delays for Negative-Limit Timing Checks in Event-Driven Simulation, Nadeem A. Kalil and David Roberts of Cadence
  • 3:00 pm5:00 pm PTSession 5: Testbench Construction
    5.1: Methodology to Port a Complex Multi-Language Design and Testbench to Simulation Acceleration, Horace Chan and Brian Vandegriend of PMC-Sierra, Inc., and Efrat Shneydor of Cadence
    5.3: An Easy VE/DUV Integration Approach, Uwe Simm of Cadence
  • 3:00 pm5:00 pm PT – Session 6: Advanced Techniques
    6.3: Automated Performance Verification to Maximize Your ARM v8 Pulling Power, Nicholas A. Heaton of Cadence and Simon Rance of Atrenta Inc.
  • 3:00 pm5:00 pm PT – Session 7: Multi-Language
    7.3: Parameter Passing from SystemVerilog to SystemC for Highly Configurable Mixed-Language Designs, Bishnupriya Bhattacharya, Samik Das, Zhiting Duan, Chandra Sekhar Katuri, and Pradipta Laha of Cadence

Wednesday, March 4

  • 10:00 am12:00 pm PT – Session 10: User Perspectives
    10.3: Whatever Happened to AOP? James P. Strober of Ciena, Corp. and Corey Goss of Cadence
  • 3:00 pm4:30 pm PT – Session 13: Coverage
    13.2: Coverage-Driven Generation of Constrained Random Stimuli, Marat Teplitsky, Amit Metodi, and Raz Azaria of Cadence
    13.4: Navigating the Functional Coverage Black Hole: Be More Effective at Functional Coverage Modeling, Jason Sprott of Verilab, Inc. and Matt Graham of Cadence

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, automotive electronics, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

© 2015 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. ARM is a registered trademark of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. All other trademarks are the property of their respective owners.

For more information, please contact:

Cadence Newsroom
Email Contact

Logo -


To view the original version on PR Newswire, visit:

SOURCE Cadence Design Systems, Inc.

Cadence Design Systems, Inc.


Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy