Cadence to Showcase System Design and Verification Solutions at DVCon US 2015

SAN JOSE, Calif., Feb. 18, 2015 — (PRNewswire) —  Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced it plans to exhibit its system design and verification solutions at the Design and Verification Conference (DVCon) in San Jose, California. The conference is focused on the application of Electronic Design Automation (EDA) standards, languages and methodologies for the design and verification of electronic systems and integrated circuits.

Cadence Logo.

WHEN

March 2 – 5, 2015

WHERE

Hilton Doubletree Hotel
San Jose, CA
Booth 505

WHAT

At booth 505, Cadence is scheduled to showcase the latest tools, methodologies and support customers need for designing and verifying complex silicon, SoCs and systems. Experts will be on hand to discuss topics focused on Verification IP and IC/SoC/system design and verification.

Cadence is also scheduled to deliver several speaking sessions on system design and verification.  The scheduled Cadence speaking slots are:

Monday, March 2:

Wednesday March 4:

Thursday, March 5

Cadence also plans to deliver the following technical sessions at the conference:

Tuesday, March 3

  • 9:00 am10:30 am PTSession 2: Stimulus Generation
    2.2: Automated Test Generation to Verify IP Modified for System-Level Power Management, Christophe Lamard of STMicroelectronics and Frederic Dupuis of Cadence
  • 10:30 am12:00 pm PTSession 4: Poster Session 
    4.13: Automatic Partitioning for Multi-Core HDL Simulation, Gaurav Kumar, Sandeep Pagey, Mohit Sinha, and Manu Chopra of Cadence
    4.24: Conditional Delays for Negative-Limit Timing Checks in Event-Driven Simulation, Nadeem A. Kalil and David Roberts of Cadence
  • 3:00 pm5:00 pm PTSession 5: Testbench Construction
    5.1: Methodology to Port a Complex Multi-Language Design and Testbench to Simulation Acceleration, Horace Chan and Brian Vandegriend of PMC-Sierra, Inc., and Efrat Shneydor of Cadence
    5.3: An Easy VE/DUV Integration Approach, Uwe Simm of Cadence
  • 3:00 pm5:00 pm PT – Session 6: Advanced Techniques
    6.3: Automated Performance Verification to Maximize Your ARM v8 Pulling Power, Nicholas A. Heaton of Cadence and Simon Rance of Atrenta Inc.
  • 3:00 pm5:00 pm PT – Session 7: Multi-Language
    7.3: Parameter Passing from SystemVerilog to SystemC for Highly Configurable Mixed-Language Designs, Bishnupriya Bhattacharya, Samik Das, Zhiting Duan, Chandra Sekhar Katuri, and Pradipta Laha of Cadence

Wednesday, March 4

  • 10:00 am12:00 pm PT – Session 10: User Perspectives
    10.3: Whatever Happened to AOP? James P. Strober of Ciena, Corp. and Corey Goss of Cadence
  • 3:00 pm4:30 pm PT – Session 13: Coverage
    13.2: Coverage-Driven Generation of Constrained Random Stimuli, Marat Teplitsky, Amit Metodi, and Raz Azaria of Cadence
    13.4: Navigating the Functional Coverage Black Hole: Be More Effective at Functional Coverage Modeling, Jason Sprott of Verilab, Inc. and Matt Graham of Cadence

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, automotive electronics, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com.

© 2015 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. ARM is a registered trademark of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. All other trademarks are the property of their respective owners.

For more information, please contact:

Cadence Newsroom
408.944.7039
Email Contact

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/media-alert-cadence-to-showcase-system-design-and-verification-solutions-at-dvcon-us-2015-300033330.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Web: http://www.cadence.com

 




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
The Future: EDA Hiring faces Headwinds
Peggy AycinenaIP Showcase
by Peggy Aycinena
Happy Talk: CEOs, Celebrity, Seasoning
More Editorial  
Jobs
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Acoustic Systems Test Engineer for Cirrus Logic, Inc. at Austin, TX
Senior DSP Firmware Engineer for Cirrus Logic, Inc. at Austin, TX
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise