SiSoft Announces IBIS 6.0 Support at DesignCon 2015

SiSoft’s Products now support IBIS 6.0 models

Santa Clara, CA – January 28, 2015 -- Signal Integrity Software Inc. (SiSoft) announced that it will be demonstrating its Quantum Channel Designer (QCD) and Quantum-SI (QSI) products which now include support for version 6.0 of the IBIS model specification at DesignCon 2015, happening in Santa Clara, CA January 27-30. This update allows designers to use models that leverage the latest and richest features of the IBIS specification to maximize simulation accuracy. 

Most of the new features in IBIS 6.0 are extensions to the IBIS Algorithmic Modeling Interface, or IBIS-AMI. These extensions include new mechanisms for specifying TX and RX jitter, facilities for managing external files associated with algorithmic models and support for repeater (redriver / retimer) devices. SiSoft’s Quantum Channel Designer software fully supports these and other new IBIS-AMI features. 

“Our customers design at the state of the art and push the boundaries of model speed and accuracy,” noted Barry Katz, SiSoft’s president and CTO. “We have been working with major semiconductor vendors over the past several years to make sure that their IBIS-AMI models produce results in QCD that correlate to lab measurements. These efforts allow us to not only support the latest IBIS-AMI syntax, but to base that support on a history of collaboration and correlation.” 

About SiSoft

SiSoft collaborates with customers and their suppliers to develop innovative solutions to the world’s toughest high-speed design problems. SiSoft accelerates design cycles through a combination of award-winning EDA simulation software, methodology training and consulting services.  Quantum  Channel  Designer  (QCD) is  the  Industry’s Premier Channel Simulator  for the design and analysis  of  Multi-Gigabit  serial  links  and  a DesignVision Award Winner.  Quantum-SI (QSI) is the leading solution for integrated signal integrity, timing and crosstalk analysis of high-speed parallel interfaces.    SiSoft’s  products automate  comprehensive  pre-  and  post-route  analysis  of  high  speed  interfaces,  detailing  a design’s operating voltage and timing margins.  More information on SiSoft can be found at www.sisoft.com.

About DesignCon

DesignCon, produced by UBM Tech, is the world's premier conference for chip, board and systems design engineers in the high-speed communications and semiconductor communities. DesignCon, created by engineers for engineers, takes place annually in Silicon Valley and remains the largest gathering of chip, board and systems designers in the country.  This four-day technical conference and expo combines technical paper sessions, tutorials, industry panels, product demos and exhibits from the industry's leading experts and solutions providers. More information is available at: www.designcon.com/santaclara


Contact:

Ronda Ivey Katz
SiSoft
(978) 771-9078
Email Contact




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Applications Engineer for intersil at Palm Bay, FL
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise