Mentor Graphics Wins Summary Judgment, Court Dismisses Three Synopsys Patents

WILSONVILLE, Ore., Jan. 20, 2015 — (PRNewswire) — Mentor Graphics Corp. (NASDAQ: MENT), today announced that a California federal district court has issued a summary judgment order in favor of Mentor Graphics invalidating all asserted claims of three patents asserted by Synopsys, Inc.

Mentor Graphics logo.

The lawsuit, initiated by Synopsys in 2012, involved four patents covering synthesis technology. Litigation of the fourth patent is stayed pending an inter parties review by the Patent Trial and Appeal Board of the United States Patent Office.  Any trial on this patent will be postponed until after the Patent Office has completed its review.

About Mentor Graphics
Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year in excess of $1.15 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

(Mentor Graphics and Mentor are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)

For more information, please contact:

Suzanne Graham
Mentor Graphics
503.685.7789
suzanne_graham@mentor.com


Logo - http://photos.prnewswire.com/prnh/20140317/AQ83812LOGO

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/mentor-graphics-wins-summary-judgment-court-dismisses-three-synopsys-patents-300023296.html

SOURCE Mentor Graphics Corp.

Contact:
Mentor Graphics Corp.
Web: http://www.mentor.com




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise