UMC and Cadence Collaborate to Deliver 28nm Design Reference Flow for ARM Cortex-A7 MPCore-based SoC

· Flow included Cadence Encounter Digital Implementation System, Tempus Timing Signoff Solution, Voltus IC Power Integrity Solution, Quantus QRC Extraction Solution, Physical Verification System, Litho Physical Analyzer and CMP Predictor

SAN JOSE, Calif., Jan. 20, 2015 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that United Microelectronics Corporation (NYSE: UMC; TWSE: 2303) ("UMC"), a leading global semiconductor foundry, used Cadence® implementation and signoff tools to produce a silicon-ready 28nm ARM® Cortex®-A7 MPCore-based system on chip (SoC) targeting entry-level smartphones, tablets, high-end wearables and other advanced mobile devices. With the Cadence solution, UMC reduced the time to tapeout by 33 percent versus its previous solution and achieved performance of 1.7GHz. In addition, UMC achieved a dynamic power consumption of less than 200mW, which represents a 20 percent reduction over their previous flow.

Cadence Logo

Using the multi-threaded Encounter® Digital Implementation System, which incorporates GigaOpt route-driven optimization along with CCOpt concurrent clock datapath optimization, resulted in faster turnaround time with significantly improved performance, die area and dynamic power. In addition, the seamless integration of Cadence Tempus™ Timing Signoff Solution, Voltus™ IC Power Integrity Solution and Quantus™ QRC Extraction Solution, Physical Verification System, Litho Physical Analyzer and CMP Predictor allowed UMC to perform signoff checks much earlier in the process to affirm that the design functioned as intended upon completion.

"The Cadence massively parallel architecture allowed us to significantly reduce the time spent in signoff analysis, implementation and closure so we could quickly deliver a quality reference design to market that exceeded our power, performance and area expectations," said Shih Chin Lin, senior division director of IP Development and Design Support division  at UMC. "Our mobile customers have very specific device requirements, and we've tested the new chip to ensure that they have a reliable 28nm silicon-ready reference design."

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com/.

© 2015 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and Encounter are registered trademarks and Quantus, Tempus, and Voltus are trademarks of Cadence Design Systems, Inc. in the United States and other countries. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/umc-and-cadence-collaborate-to-deliver-28nm-design-reference-flow-for-arm-cortex-a7-mpcore-based-soc-300022585.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Web: http://www.cadence.com




Review Article Be the first to review this article
CST: Webinar November 9, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise