Dolphin Integration reveals its unique Regulator offering for IoT markets at 55 nm

Jan 20, 2015 -- Eager to help System-on-Chip designers get rid of separate power-hungry Power Management ICs (PMIC) in order to ensure their SoC low-power budget, Dolphin Integration promotes their embedding with a disruptive approach.

Indeed, external PMICs with their focus on reusability are neither power efficient nor cost effective, whereas Dolphin Integration has launched a reusable library of embedded Power Regulators, per its standard named “DELTA", enabling all relevant optimizations. Such a library provides the easiest construction approach to Power Management Networks, enabling fast assessment and choice of the most relevant network for a given SoC.

The benefits are immediate:

  • Shorter time-to-market thanks to standardized regulation components and interconnection checks
  • Power optimization thanks to the combination of high-efficiency switching regulators for active mode, and regulators with ultra-low quiescent current for retention mode
  • Lowest Bill-of-Material at system level for a SoC addressing market challenges thanks to a wide offering of optimized components

Following several success stories at 180 nm, for low-end Internet-of-Things (IoT) applications, Dolphin Integration now provides the DELTA library at TSMC 55 nm uLP and uLP eFlash.
The benefits provided by the DELTA library, combined with those offered by the intrinsic performances of TSMC processes, enable to target the ultra low-power requirements of battery powered IoT devices.

The complete low-power and high-density offering of Dolphin Integration at TSMC 55 nm uLP / uLP eFlash comprises:

For more information contact our Product Marketing Manager at Email Contact

 

 



Read the complete story ...


Review Article Be the first to review this article
CST: Webinar October 19, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise