Aldec Delivers Unprecedented Scalability and Verification Acceleration with the Latest Release of HES-DVM™

HENDERSON, Nev. — (BUSINESS WIRE) — January 15, 2015Aldec, Inc. delivers new functionality to existing hardware resources and enables unprecedented scalability with the latest release of its hardware emulation solution software, HES-DVM™ 2014.12. The unique emulation solution, which can be used with in-house developed boards or off-the-shelf solutions such as HES-7™ SoC and ASIC prototyping boards, offers a higher speed of emulation and ease of use via System Verilog DPI interface that enables scalability and acceleration of verification process for modern SoC projects.

HES-DVM delivers significant improvements to SCE-MI Function Based emulation flows. Users can now enable hardware emulation into their OVM/UVM simulation flows with new features such as support for DPI-C exported tasks, force signal value or plusargs compilation. Aldec HES emulator in-the-loop also allows reuse of OVM/UVM testbench while the design is accelerated in the emulator.

This release brings also significant speed improvements of OVM/UVM simulation acceleration interfaces by optimizing constant arguments of DPI-C functions and introducing automatic clock rescaling called as SCE-MI Clocks Turbo Mode. With these improvements, FPGA implementations of SCE-MI transactors utilize less chip resources and the entire emulation runs significantly faster.

The latest release of HES-DVM also includes numerous new features and enhancements within the Design Verification Manager (DVM) design setup tool. Contact sales@aldec.com to request a demonstration. For additional information and What’s New Presentation visit www.aldec.com/Products/HES-DVM.

About Aldec

Aldec Inc., headquartered in Henderson, Nevada and established in 1984, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are the property of their respective owners.



Contact:

Aldec, Inc.
Christina Toole, 702-990-4400
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
ICScape: At the Junction of Math & CS, EDA & IP
Peggy AycinenaIP Showcase
by Peggy Aycinena
Arm Momentum: Segars embraces exciting times
More Editorial  
Jobs
Senior SW Developer for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, Germany
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise