Smart Grid – Power metering: Achievement of a range 1/5,000 with class 0.1 on silicon

Grenoble, France – January 15, 2015 -- As the leading provider of Virtual Components for high-resolution converters, Dolphin Integration announces proven state-of-the-art Silicon IP for Fabless and SoC integrators targeting the growing Smart Grid related markets, such as Utility Billing meters or Smart plugs.

The Metro-PM-Jade-mono.05 product, featuring a complete measurement subsystem for single-phase power metering ICs, is available in main technological processes at 130 nm. Users of Metro-PM-Jade-mono.05 benefit from a high-resolution Mixed-signal Front-End (sensAFE-20x32-PM-mono.05-LB) and a dense Power and energy Computation Engine (PCE-PM.01). Furthermore, this product embeds a low drift voltage reference and a low noise voltage regulator ensuring the reduction of the Bill of Material (BoM) and the safest integration, thanks to lower supply noise constraints.

Dolphin Integration unveils the silicon measurement report in TSMC 130 BCD process for its Silicon Qualifier containing the Analog Front-End (AFE), and demonstrates the ability of Dolphin Integration to achieve high-class performances for power metering applications.
This Analog Front-End has been tested associated with a current transformer sensor and features a SNR up to 106.0 dB on the I-channel and 102.8 dB on the V-channel. Its outstanding performances enable power-metering subsystems to achieve class 0.1 performances with a range beyond 1/5,000 at the system level.

Since 1985, DOLPHIN Integration has repeatedly demonstrated its ability to develop Right-on-First-Pass Virtual Components thanks to its Virtual Fab Process™ where Silicon Qualifiers serve to validate the equivalence between simulations and measurements.

For further information, feel free to ask the Measurement Report by contacting Email Contact

For more information about Dolphin Integration's product portfolio and measurement ADCs, please visit our catalog .



Read the complete story ...


Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise