Smart Grid – Power metering: Achievement of a range 1/5,000 with class 0.1 on silicon

Grenoble, France – January 15, 2015 -- As the leading provider of Virtual Components for high-resolution converters, Dolphin Integration announces proven state-of-the-art Silicon IP for Fabless and SoC integrators targeting the growing Smart Grid related markets, such as Utility Billing meters or Smart plugs.

The Metro-PM-Jade-mono.05 product, featuring a complete measurement subsystem for single-phase power metering ICs, is available in main technological processes at 130 nm. Users of Metro-PM-Jade-mono.05 benefit from a high-resolution Mixed-signal Front-End (sensAFE-20x32-PM-mono.05-LB) and a dense Power and energy Computation Engine (PCE-PM.01). Furthermore, this product embeds a low drift voltage reference and a low noise voltage regulator ensuring the reduction of the Bill of Material (BoM) and the safest integration, thanks to lower supply noise constraints.

Dolphin Integration unveils the silicon measurement report in TSMC 130 BCD process for its Silicon Qualifier containing the Analog Front-End (AFE), and demonstrates the ability of Dolphin Integration to achieve high-class performances for power metering applications.
This Analog Front-End has been tested associated with a current transformer sensor and features a SNR up to 106.0 dB on the I-channel and 102.8 dB on the V-channel. Its outstanding performances enable power-metering subsystems to achieve class 0.1 performances with a range beyond 1/5,000 at the system level.

Since 1985, DOLPHIN Integration has repeatedly demonstrated its ability to develop Right-on-First-Pass Virtual Components thanks to its Virtual Fab Process™ where Silicon Qualifiers serve to validate the equivalence between simulations and measurements.

For further information, feel free to ask the Measurement Report by contacting Email Contact

For more information about Dolphin Integration's product portfolio and measurement ADCs, please visit our catalog .



Read the complete story ...


Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
More Editorial  
Jobs
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Verification Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
Verific: SystemVerilog & VHDL Parsers



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy