Byte Paradigm announces 'Yugo Systems' solutions dedicated to FPGA Debug.

Jan 14, 2015 -- Byte Paradigm sprl (Byte Paradigm) ( www.byteparadigm.com) is introducing 'Yugo Systems' ( www.yugosystems.com), the company's trade name for its FPGA debug and verification solutions.

For near to 10 years, Byte Paradigm has designed high-end FPGA-based systems for many US and European companies active in the media, broadcast, and telecommunications industries.

'FPGA and Programmable Logic is in our DNA – especially when systems must process large data quantities in real-time', Frédéric Leens, CEO of Byte Paradigm says. Yugo Systems is at the crossroads of this expertise and our activity as supplier of test and debug solutions for electronic systems.'

Yugo Systems targets FPGA and Programmable Logic engineers with innovative solutions that bring significant productivity improvements during debug and verification.

'Traditional instrumentation and embedded instrumentation tools barely keep up with the increasing complexity of FPGA and programmable logic chips. In addition, the response of most EDA companies has been pushing description languages to higher levels, more IP, more simulation and more emulation. This is fine, but the FPGA engineer – who does not always have the budgets of his 'SoC counterpart'is still relatively unequipped for FPGA troubleshooting. We are addressing this problem.', Frédéric Leens says.

Yugo Systems ( www.yugosystems.com) announces a first FPGA debug solution called EXOSTIV(TM), which provides up to 200.000 times more observability at speed of operation than traditional embedded instrumentation solutions. This solution is already proposed in beta to specific key companies and will be fully available during the second quarter of 2015.

Details about features and pricing will be announced progressively during the first quarter of 2015.

Contacts:
Byte Paradigm / Yugo Systems
Avenue Moliere, 18
B-1300 Wavre – Belgium

www.byteparadigm.com
Email Contact

www.yugosystems.com
Email Contact



Read the complete story ...


Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
ESD Alliance, San Jose State University to Host Jim Hogan Talk on “IR4: The Cognitive Era” at San Jose State University Student Union Theater 211 South 9th Street San Jose CA - Sep 20, 2017
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise