DVCon 2015 Announces Advanced Program; Registration Open

LOUISVILLE, Colo. — (BUSINESS WIRE) — December 10, 2014 — The 2015 Design and Verification Conference (DVCon) Advanced Program is now available online and registration is open. DVCon, sponsored by Accellera Systems Initiative, will be held March 2-5, 2015, at the DoubleTree Hotel in San Jose, California.

Accellera Day will be held Monday, March 2 and will include sessions on SystemVerilog design, SystemC design, and low power, as well as a luncheon topic, “What is needed to Drive Design Efficiency?”

The program includes a keynote address, “Smart Design from Silicon to Software,” by Dr. Aart de Geus, chairman and co-CEO of Synopsys, on Tuesday, March 3 at 1:30 p.m. There will be two panel sessions held on Wednesday, March 4: “Art or Science” at 8:30 a.m. and “SystemC – Forever a Niche Player or Rising Star of Chip Design?” at 1:30 p.m.

"DVCon is a combination of engineers learning from peer professionals, getting exposure to new and innovative products, and exchanging ideas for creative solutions to improve productivity and deal with emerging challenges in design and verification of next generation SoCs – a true, multi-dimensional learning experience,” stated Yatin Trivedi, DVCon 2015 general chair.

There are numerous opportunities for peer-to-peer discussions during the conference. The Booth Crawl reception on Monday evening and Exhibits Reception on Tuesday and Wednesday evenings during the conference provide an excellent platform for attendees to network.

For the complete DVCon 2015 schedule, including a list of sessions, tutorials and sponsored luncheons and events, visit www.dvcon.org. To view the videos from the DVCon 2014 tutorials, visit http://www.accellera.org/resources/videos/.

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. For more information about Accellera, please visit www.accellera.org. For more information about DVCon, please visit www.dvcon.org. Follow DVCon on Facebook https://www.facebook.com/DvCon or @dvcon on Twitter or to comment, please use #dvcon.

 



Contact:

MP Associates, Inc.
Nannette Jordan, 303-530-4562
Email Contact
or
HighPointe Communications
Barbara Benjamin, 503-209-2323
Email Contact




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Fall Schedule: A Host of Must-attends
More Editorial  
Jobs
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy