Real Intent to Exhibit at First DVCon Europe

SUNNYVALE, Calif. and MUNICH, Germany – Oct. 8, 2014 –  


Real Intent, whose digital verification solutions accelerate electronic design sign-off, eliminate complex failures in systems-on-chip (SoCs), and lead the market in performance, capacity, accuracy and completeness


Will exhibit its Ascent and Meridian productsat the debut of Design & Verification Conference & Exhibition Europe ( DVCon Europe 2014) in Munich, Germany, next week, through its European distribution partner, EuropeLaunch.  This new event focuses on the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. Ascent  products improve QoR and productivity of design teams by finding elusive bugs and getting rid of sources of uncertainty that are difficult to uncover using traditional Verilog or VHDL simulation.  Meridian products accelerate sign-off verification of clock domain crossings and SDC in 500M+ gate SoC designs.

Sponsored by Accellera Systems Initiative, DVCon Europe brings chip architects, systems designers, software developers and IP integrators the latest methodologies, techniques, applications and demonstrations on the practical use of EDA and IP languages and standards used in electronic design. DVCon has expanded to Europe and India this year in addition to the customary U.S. event in Silicon Valley.

When/Where (Exhibition)

Flash Exhibit Table #18 in the corridor during coffee breaks, meals, and evening reception
Oct. 14:  11:00-20:00
Oct. 15:  11:00-16:00
Hilton Munich City
Rosenheimer Strasse 15
81667 Munich, Germany
Tel: +49 (0)89 48 040

About Real Intent

Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and advanced sign-off of electronic designs. Real Intent’s comprehensive CDC verification, advanced RTL analysis and sign-off solutions eliminate complex failure modes of SoCs, and lead the market in performance, capacity, accuracy and completeness. Please visit for more information.

Real Intent and the Real Intent logo are registered trademarks, and Ascent, Meridian and iDebug are trademarks of Real Intent, Inc. All other trademarks and trade names are the property of their respective owners.


CDC         Clock Domain Crossing
EDA        Electronic Design Automation
IP           Intellectual Property
M            Million
QoR        Quality of Results
RTL         Register Transfer Level
SDC        Synopsys Design Constraints
SoCs       Systems on Chip
VHDL      Very High-Level Design Language

Press contact:
Sarah Miller for Real Intent
ThinkBold Corporate Communications
Email Contact

Review Article Be the first to review this article
CST Webinar Series


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
SEMICON Europe at Grenoble France - Oct 25 - 27, 2016
ARM TechCon 2016 at Santa Clara Convention Center Santa Clara CA - Oct 25 - 27, 2016
Call For Proposals Now Open! at Santa Clara Convention Center, Santa Clara, CA California CA - Oct 25 - 27, 2016
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy