ProPlus Design Solutions to Demonstrate NanoSpice Giga SPICE Simulator, FinFET-Ready Design-for-Yield Solutions

SAN JOSE, CA -- (Marketwired) -- Sep 24, 2014 --

WHO: ProPlus Design Solutions, Inc., the SPICE modeling solutions leader and provider of the first giga-scale SPICE simulator and unique Design-for-Yield (DFY) solutions

WHAT: Will demonstrate NanoSpice Giga™, the first giga-scale SPICE simulator to handle memory circuits with more than one-billion elements with a pure SPICE engine, and other FinFET-ready DFY solutions at the TSMC Open Innovation Platform® (OIP) Ecosystem Forum Pavilion. To be highlighted is its NanoSpice parallel SPICE simulator that recently achieved TSMC's device level SPICE model certification for its 16-nanometer (nm) FinFET manufacturing process.

WHEN: Tuesday, September 30, from 8 a.m. until 6 p.m.

WHERE: San Jose McEnery Convention Center, San Jose, Calif.

More information about ProPlus Design Solutions can be found at: www.proplussolutions.com

To learn more about at the OIP Ecosystem Forum, go to: http://tiny.cc/9rh1lx

About ProPlus Design Solutions

ProPlus Design Solutions, Inc. delivers Electronic Design Automation (EDA) solutions with the mission to enhance the link between design and manufacturing. As the SPICE modeling solutions leader and leading technology provider of giga-scale SPICE simulation and design for yield (DFY) applications, it provides unique DFY solutions integrating the most advanced device modeling, a high-performance parallel SPICE simulation engine and hardware-validated variation analysis technologies. Founded in 2006, ProPlus Design Solutions has R&D centers in the San Jose, Calif., Beijing and Jinan, China, and offices in Tokyo, Japan, Hsinchu, Taiwan, and Shanghai, China. More information about ProPlus Design Solutions can be found at www.proplussolutions.com.

BSIMProPlus, Model Explorer, NanoExplorer, NanoSpice, NanoYield and NoisePro are registered trademarks of ProPlus Design Solutions. ProPlus Design Solutions acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

For more information, contact:
Nanette Collins
Public Relations for ProPlus Design Solutions 
(617) 437-1822 

Email Contact 





Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise