ProPlus Design Solutions to Demonstrate NanoSpice Giga SPICE Simulator, FinFET-Ready Design-for-Yield Solutions

SAN JOSE, CA -- (Marketwired) -- Sep 24, 2014 --

WHO: ProPlus Design Solutions, Inc., the SPICE modeling solutions leader and provider of the first giga-scale SPICE simulator and unique Design-for-Yield (DFY) solutions

WHAT: Will demonstrate NanoSpice Giga™, the first giga-scale SPICE simulator to handle memory circuits with more than one-billion elements with a pure SPICE engine, and other FinFET-ready DFY solutions at the TSMC Open Innovation Platform® (OIP) Ecosystem Forum Pavilion. To be highlighted is its NanoSpice parallel SPICE simulator that recently achieved TSMC's device level SPICE model certification for its 16-nanometer (nm) FinFET manufacturing process.

WHEN: Tuesday, September 30, from 8 a.m. until 6 p.m.

WHERE: San Jose McEnery Convention Center, San Jose, Calif.

More information about ProPlus Design Solutions can be found at: www.proplussolutions.com

To learn more about at the OIP Ecosystem Forum, go to: http://tiny.cc/9rh1lx

About ProPlus Design Solutions

ProPlus Design Solutions, Inc. delivers Electronic Design Automation (EDA) solutions with the mission to enhance the link between design and manufacturing. As the SPICE modeling solutions leader and leading technology provider of giga-scale SPICE simulation and design for yield (DFY) applications, it provides unique DFY solutions integrating the most advanced device modeling, a high-performance parallel SPICE simulation engine and hardware-validated variation analysis technologies. Founded in 2006, ProPlus Design Solutions has R&D centers in the San Jose, Calif., Beijing and Jinan, China, and offices in Tokyo, Japan, Hsinchu, Taiwan, and Shanghai, China. More information about ProPlus Design Solutions can be found at www.proplussolutions.com.

BSIMProPlus, Model Explorer, NanoExplorer, NanoSpice, NanoYield and NoisePro are registered trademarks of ProPlus Design Solutions. ProPlus Design Solutions acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

For more information, contact:
Nanette Collins
Public Relations for ProPlus Design Solutions 
(617) 437-1822 

Email Contact 





Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy