Aldec Delivers Rapid Debugging with UVM Toolbox™ to Interpret Complex UVM Verification Environments

HENDERSON, Nev. — (BUSINESS WIRE) — August 5, 2014Aldec, Inc. announces the latest release of its mixed-language, advanced verification platform,  Riviera-PRO™ 2014.06. This release extends Riviera-PRO’s already powerful visual mapping capabilities for UVM verification environments. Aldec introduces UVM Toolbox™ to interpret complex UVM verification environments into an easily readable, hierarchical format. With best-in-class SystemVerilog support and now more powerful UVM debugging environment, Riviera-PRO significantly increases the productivity of design and verification engineers.

“Riviera-PRO already allows visualizing the testbench architecture and data flow between UVM components with its signature UVM Graph tool,” said Satyam Jani, Riviera-PRO Product Manager, “UVM Toolbox extends Riviera-Pro’s debugging capabilities with easy-to-read, tree-like hierarchy that allows users to quickly locate components within a UVM verification environment.”

UVM Toolbox displays object properties for components selected within the hierarchy, and is synchronized with UVM Graph, Class Viewer and HDL Editor features within Riviera-PRO to deliver a seamless debugging experience.

The 2014.06 release of Riviera-PRO also includes numerous new features, enhancements and performance optimizations. For additional information, tutorials, free evaluation download and What’s New Presentation, visit http://www.aldec.com/Products/Riviera-PRO.

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite, including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are the property of their respective owners.



Contact:

Aldec, Inc.
Christina Toole, 702-990-4400
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy