Airoha Technology Adopts Cadence RTL Synthesis and Test Solution, Reducing Power Consumption by 15 Percent

Encounter RTL Compiler and Encounter Test also reduced test pattern count by 10 percent on Bluetooth wireless radio chip

SAN JOSE, Calif., 30 Jul 2014 ---- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that Airoha Technology Corp. adopted the Cadence® Encounter® RTL Compiler and Cadence Encounter Test solutions after a rigorous competitive evaluation, and achieved a 15 percent reduction in power consumption and 10 percent reduction in test pattern count on a Bluetooth wireless radio chip. Encounter RTL Compiler employs unique global mapping technology and advanced clock gating to reduce power consumption without compromising design performance goals.

Airoha also deployed the Cadence Encounter Conformal® Equivalence Checker and the Cadence Encounter Digital Implementation System on this chip. The full integration of Encounter RTL Compiler, Encounter Test and Conformal Equivalence Checker allowed Airoha to easily migrate from their existing flow to a more holistic front-end logic design environment.

“Cadence offers a well integrated solution, and takes almost no efforts to migrate. We were able to transfer an entire third-party synthesis flow over to Encounter RTL Compiler within just one day, saving time and allowing uninterrupted production for the engineering team,” said Dr. David Chang, president and CEO of Airoha. “With this Cadence solution, we were able to provide the highest quality of silicon, faster time to market and more low power than would have been possible with our previous flow.”

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.




Review Article Be the first to review this article

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
ESD Alliance, San Jose State University to Host Jim Hogan Talk on “IR4: The Cognitive Era” at San Jose State University Student Union Theater 211 South 9th Street San Jose CA - Sep 20, 2017
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise