Cadence Announces Protium Rapid Prototyping Platform and Expands System Development Suite Low-Power Verification

Highlights

SAN JOSE, Calif., July 17, 2014 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced an expansion of its System Development Suite with the addition of the new Cadence® Protium™ rapid prototyping platform for improved software development productivity, and IEEE 1801 low power standard support in Cadence Palladium® XP II verification computing platform. These expansions to the Cadence System Development Suite enable system and semiconductor companies in the mobile, consumer, networking and storage segments to efficiently address important design challenges such as early software bring-up and reduced power consumption.

Cadence Logo

Built using Xilinx® Virtex®-7 2000T FPGAs, the Protium platform is Cadence's second-generation FPGA prototyping platform for software development. It improves productivity by reducing prototype bring-up time by up to 70 percent versus competitive solutions, shortening the process from months to weeks. Featuring Palladium flow compatibility, a 4X increase in capacity versus the previous generation, and support for up to 100 million gates, the Protium platform enables software development and throughput regressions supported by a fully automatic flow and the capability to execute user-driven performance optimizations. The Protium platform also provides automated memory compilation, external bulk memory support, and RTL name preservation throughout the flow, which minimizes the tedious and error-prone manual FPGA bring-up steps, thereby speeding up time to market.

"The ability to use the same bring-up flow for Palladium emulation and Protium rapid prototyping, allows our design teams to switch seamlessly between the two execution engines, which reduces the prototype bring-up time from months to weeks compared to traditional FPGA-based prototyping approaches," said Hideya Sato, deputy executive general manager, Global MONOZUKURI Division, Information & Telecommunication Systems Company, Hitachi, LTD. "Additionally we expect to improve overall development productivity by extending the use of Protium rapid prototyping platform to the area of hardware/software co-verification."

"The growing need for software and hardware verification continues to drive the use of FPGA-based ASIC prototyping, from emulation and prototyping to mass production applications," said Arun Iyengar, vice president, A&D, ISM and TM&E markets for Xilinx.  "Cadence's approach to unify hardware verification using Palladium emulation and software development using Protium prototyping will further streamline the customer's time to market while improving product quality."

Low-power analysis and verification is a key part of system and system-on-chip (SoC) signoff criteria. Addressing this, Cadence has expanded the Dynamic Power Analysis in the Palladium XP II platform beyond Common Power Format (CPF) support, adding verification and debug support for the IEEE 1801 standard. The Cadence System Development Suite now offers an integrated and consistent low-power flow for engineers using either of the power standards across the Incisive® formal and simulation and Palladium platforms, with common power plan and metrics, and integrated debug analysis.

For more information about the Protium rapid prototyping platform, low power support in the Palladium XP II platform, and the Cadence System Development Suite, visit www.cadence.com/news/protium.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.

© 2014 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, Incisive and Palladium are registered trademarks of, and Protium is a trademark of, Cadence Design Systems, Inc. in the United States and other countries.  All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Web: http://www.cadence.com




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
Verification Engineer for Ambarella at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy