DVCon 2015 Announces Call for Abstracts

Deadline Thursday, August 28

LOUISVILLE, Colo. — (BUSINESS WIRE) — July 16, 2014 — The 2015 Design and Verification Conference (DVCon), sponsored by Accellera Systems Initiative, is now accepting abstract submissions for its conference to be held March 2-5 at the DoubleTree Hotel in San Jose, California. Abstracts that are highly technical, reflect actual experiences and are results-oriented using languages, standards, methods and EDA tools are being solicited. Deadline for submissions is August 28th, 2014.

DVCon is the premier conference for design and verification engineers of all experience levels. DVCon provides attendees with a program that is focused on the application of languages, tools and methodologies for the design and verification of electronic systems and integrated circuits. The primary focus of DVCon is on the practical use of specialized design and verification languages such as SystemC, SystemVerilog and e, assertions in SVA or PSL, as well as the use of AMS languages, design automation using IP-XACT and the use of general purpose languages C and C++.

Conference attendees are primarily designers of electronic systems, ASICs and FPGAs, as well as those involved in the research, development and application of EDA tools.

Authors are asked to submit a 400-500 word abstract to the DVCon website highlighting what they wish to present at DVCon 2015. Submissions are encouraged (but not limited to) four topic areas: System-level design; verification and validation; IP reuse and design automation; and mixed-signal design and verification. More information on the suggested topics and submission guidelines can be found at http://dvcon.org/2014/call-abstracts.

For more information about DVCon, please visit www.dvcon.org. Follow @dvcon on Twitter or to comment, please use #dvcon.

Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development, and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org.



Contact:

MP Associates, Inc.
Nannette Jordan, 303-530-4562
Email Contact
or
HighPointe Communications
Barbara Benjamin, 503-209-2323
Email Contact




Review Article Be the first to review this article
CST: Webinar Feb 16, 2017

True Circuits:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Synopsys: Is 40 the new 20?
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
SoC Design Engineer for Intel at Santa Clara, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Upcoming Events
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
International Solid-State Circuits Conference (ISSCC) at San Francisco CA - Feb 5 - 9, 2017
Pan Pacific Microelectronics Symposium at Sheraton Poipu Kauai Resort Kauai HI - Feb 6 - 9, 2017
CST: Webinars Begin on February 9
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy