WinterLogic Announces Inspect Fault Analysis Tool

Roseville, MN, May 22, 2014 -- WinterLogic, Inc., the industry leader in fault simulation solutions, today announced the release of Z01X 2.8 with Inspect, a graphic interface tool designed for exploring the quality of a design’s test coverage. Leveraging over twenty years of experience in fault simulation technology, Inspect combines a flexible suite of analysis tools with Z01X’s powerful fault simulation platform to provide an advanced environment for investigating fault coverage.

“As designs continue to increase in complexity, debug and analysis tools like Inspect represent our continued commitment to advancing fault simulation technology,” states Jason Campbell, WinterLogic’s President. “Inspect’s linked viewers for source code, hierarchies and fault definitions enable quick identification of poorly tested areas in complex designs.”

“We are really excited about this new capability. Our customers who perform extensive RTL or gate-level fault simulation now have a unique platform to efficiently develop better test vectors. Visualization of faults in the context of surrounding logic provides useful feedback for functional, BIST and diagnostic patterns,” says Olivier Bolon, Winterlogic’s director of Sales and Business Development.

WinterLogic’s Z01X is the only commercial fault simulator with the capacity and performance to successfully run the largest SoC for wireless, graphics and computing. With its advanced feature set, WinterLogic’s Z01X is the tool of choice for meeting the most stringent automotive manufacturing and safety standards such as AEC-Q100 and ISO26262. Z01X 2.8 adds not only the Inspect fault analysis tool, but also continued enhancements to SystemVerilog support, 2X RTL simulation performance improvements, and a new TCL scripting interface.

About WinterLogic
WinterLogic provides fault simulation products that analyze a test suite’s ability to detect manufacturing defects and design errors. Z01X for Manufacturing Assurance helps companies hit their zero-defect manufacturing target and reduce testing costs by selecting the most effective tests and closing the ATPG coverage gap. Z01X for Verification Assurance uses functional fault simulation to quickly identify untested areas in RTL designs and weaknesses in verification test suites. 

Contact: 
Jason Campbell
WinterLogic, Inc.
651-633-4645
Email Contact

 




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy