Rocketick Technologies Ltd., a Leading Provider of Verilog Simulation Acceleration Solutions for Chip Verification, Today Announced the Release of RocketSim-CPU

RAMAT GAN, ISRAEL. –– May 27, 2014 — Rocketick Technologies Ltd., a leading provider of Verilog simulation acceleration solutions for chip verification, today announced the release of RocketSim-CPU, an important addition to its product line. RocketSim-CPU is a Co-Simulator that runs on a standard multicore CPU server while dramatically accelerating a wide range of Verilog simulations. From an IT perspective, deployment of RocketSim-CPU is seamless as it does not require installation of any hardware. 

“RocketSim-CPU rounds off our package of solutions by enabling us to accelerate a very broad range of simulations including RTL (block level and full chip) and Gate level (functional and DFT) simulations”, says Tomer Ben-David, CEO of Rocketick Technologies Ltd. “RocketSim helps our customers deal with designs that are currently stretching the limits of the common simulation tools, enabling them to simulate new designs in full 4-state accuracy and enhanced visibility, all being done dramatically faster”.

Rocketick will exhibit at the Design Automation Conference in the San Francisco, June 2-4, 2014. Please come visit us at booth #901 to attend live demos of RocketSim-CPU and meet Rocketick’s management and engineering teams.            

About Rocketick
Rocketick, founded in 2008 by a group of hardware-assisted-acceleration experts, is a pioneer in multicore simulation acceleration solutions for chip verification. Its flagship product, RocketSim™, solves functional verification bottlenecks by complementing simulators with a multicore acceleration solution that offers faster simulations for highly complex designs. RocketSim is used today by several semiconductor customers including NVidia and PMC-Sierra and is backed up by Intel Capital and Nvidia

For more information, visit  www.rocketick.com or email us at  Email Contact.

 



Read the complete story ...


Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy