Si2 MEDIA ALERT: Press Conference with STMicroelectronics on Commitment to the Open Process Design Kit

SAN FRANCISCO & SAN JOSE, Calif. — (BUSINESS WIRE) — May 22, 2014 — Silicon Integration Initiative:

What: The Silicon Integration Initiative (Si2) is sponsoring a Press Conference featuring Philippe Magarshack, Executive Vice President, Design Enablement and Services, STMicroelectronics. Mr. Magarshack’s announcement is entitled “OpenPDK Production Value and Benchmark Results at STMicroelectronics.”

Jim Culp of IBM and Chair of Si2’s OpenPDK Coalition, will also present a short talk entitled “Technology Overview: What is OpenPDK?” which will provide technical background to introduce Mr. Magarshack’s talk. The Open Process Specification (OPS) is a foundation technology in the OpenPDK Coalition. For more information on this technology, see this link: http://www.si2.org/?page=1127

When/Where: The Press Conference will be held on Monday, June 2, at 1:00PM, in Room 300 of the Moscone Convention Center, San Francisco, during the Design Automation Conference.

Agenda: The agenda and more information is located at this link: http://www.si2.org/dac_2014/abstracts/prconf_abstract.php

About the OpenPDK Coalition and Si2

OpenPDK Member Companies: AnaGlobe Technology, GLOBALFOUNDRIES, IBM (NYSE: IBM), Intel (NASDAQ: INTC), Mentor Graphics (NASDAQ: MENT), NXP (NASDAQ: NXPI), Samsung Electronics (KSE: 005930), Silvaco, STMicroelectronics (NYSE: STM), Synopsys (NASDAQ: SNPS), and Tanner EDA.

Si2 is the largest organization of industry-leading semiconductor, systems, EDA and manufacturing companies focused on the development and adoption of standards to improve the way integrated circuits are designed and manufactured. Now in its 26th year, Si2 is uniquely positioned to enable timely collaboration through dedicated staff and a strong implementation focus driven by its member companies. Si2 represents over 100 companies involved in all parts of the silicon supply chain throughout the world. http://www.si2.org/si2_home.php



Contact:

Silicon Integration Initiative
William Bayer, 512-342-2244, ext. 304




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise