Please do send me your feedback on whether you find this newsletter valuable, and if there are any specific topics you'd like to see in future issues.
Tackling Verification Challenges with Interconnect Validation Tools
By Hao Wen and Jianhong Chen, Spreadtrum and Dave Huang, Cadence
MediaTek Gets a Jump Developing High-Quality Smart Devices Using Palladium
Taiwan-based fabless semiconductor company MediaTek is a leader in developing advanced systems on chip (SoCs) for wireless communications, HDTV, DVD, and Blu-ray, including ARM® -based systems such as the octa-core smartphone platform with LTE. The company’s corporate vice president, Andrew Chang, recently sat down with Cadence to talk about the development challenges of building advanced systems and how the company is using the Cadence Palladium® XP II platform to help create today’s smart devices.
Watch this video to learn how MediaTek is meeting its time-to-market, power, and design quality goals with the Palladium XP II platform, part of the Cadence System Development Suite.
Top Ten Ways to Validate Verification
By Adam Sherer – Product Marketing Director
When considering verification productivity, the focus should go beyond how fast a simulator can run, especially with large, complex SoCs. Simply cycling faster through the same data and the same analysis does not necessarily get you closer to closing verification. Geometric performance improvements are necessary, but insufficient to tame an exponentially growing problem. Instead, add formal tools, abstract modeling tools, and metric-driven verification to a fast simulation engine to get past the clocks/second thinking. Ultimately, it’s all about moving swiftly toward next-generation productivity enhancements. Find out more here!
Cadence Design Systems, Inc. | 2655 Seely Avenue San Jose, CA 95134