System marginality validation explained in new eBook by ASSET InterTech -- Operating margins better predict real-world performance, reducing returns

May 01, 2014 -- Taking into account the operating margins on a circuit board design has emerged as a better predictor of the design’s performance over its life cycle than plotting signal integrity on a few buses with an oscilloscope. A new eBook published by ASSET® InterTech ( explains how system marginality validation (SMV) is performed and its many advantages over legacy design validation methods.

“Manufacturers want to minimize the warranty returns of their products and SMV is, quite simply, the most effective way to ensure that all aspects of a design have enough margin to avoid intermittent crashes or system hangs,” said Adam Ley, chief technologist, non-intrusive board test and JTAG, for ASSET and one of the three authors of the eBook. “SMV shows the engineer whether the design has enough margin to operate optimally despite variances in the assembly processes for the chips and the circuit board itself, as well as changes in voltage, temperature, humidity and other conditions. SMV provides engineers a statistical level of confidence in the design.”

The new eBook is titled “System Marginality Validation of DDR3 | DDR4 Memory and Serial IO”. It is available as a free download from the eResources center on the ASSET web site at:

Other informative eBooks, white papers and videos on issues relating to chip, board and system debug, validation and test can be downloaded from the ASSET website at:

About ASSET InterTech

ASSET InterTech is a leading supplier to the electronics industry of tools based on embedded instrumentation. Its SourcePoint debugger and the ScanWorks platform for embedded instruments overcome the limitations of external test and measurement equipment by applying instrumentation embedded in code and in semiconductors to debug software and firmware, and to perform design validation and manufacturing test on chips and circuit boards. ASSET’s recent acquisition of Arium ( added a powerful suite of software debug and trace tools to the ScanWorks platform. Designers can quickly debug firmware and then diagnose how it interacts with hardware. ASSET InterTech is located at 2201 North Central Expressway, Suite 105, Richardson, TX 75080.

Follow us on:


Read the complete story ...

Review Article Be the first to review this article
 True Circuits: IOT PLL


Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Design Verification Engineer for intersil at Morrisville, North Carolina
Applications Engineer for intersil at Palm Bay, Florida
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Upcoming Events
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
IEEE Women in Engineering International Leadership Conference at 150 W San Carlos St San Jose CA - May 21 - 22, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise