Vivado Design Suite 2014.1 Increases Productivity with Automation of UltraFast Design Methodology and OpenCL Hardware Acceleration

New release delivers faster runtimes, improved QoR, OpenCL kernel support and automates UltraFast design methodology best practices for 7 series and UltraScale All Programmable devices

SAN JOSE, Calif., April 16, 2014 / PRNewswire/ -- Xilinx, Inc. (NASDAQ: XLNX) today released the Vivado® Design Suite 2014.1, the industry's only SoC-strength development environment. This release extends the automation of the UltraFast™ design methodology and delivers an average of 25 percent faster runtimes and 5 percent improvement in performance across all devices. Also new to 2014.1 is hardware acceleration of OpenCL kernels, within Vivado High-Level Synthesis (HLS).

Logo -

With over 2,500 customers trained on the UltraFast design methodology and 30,000 views of the UltraFast design methodologyvideo tutorial, Xilinx continues to raise awareness and adoption of the methodology developed to increase designer productivity. By leveraging the UltraFast design methodology recommendations design teams are achieving design closure in weeks versus months spent on similar projects without this methodology.

Now in its second edition, the UltraFast design methodology has been extended to include new best practices for Vivado's support of 28nm 7 series and 20nm UltraScale™ devices. The UltraScale architecture applies leading-edge ASIC techniques in a fully programmable architecture to enable multi-hundred gigabit-per-second levels of system performance with smart processing at full line rates, scaling to terabits and teraflops . The updated methodology also includes high-level synthesis, partial reconfiguration, and verification using the Cadence, Mentor Graphics, and Synopsys flows.

Tool Enhancements
Critical to improving productivity with the UltraFast design methodology best practices is correctly constraining a design to achieve rapid timing closure. The Vivado Design Suite 2014.1 automates correct-by-construction constraints with the release of a new interactive timing constraint wizard. Intelligence built into the wizard queries the Vivado design database to extract the clocking structure as well as existing constraints, often coming from IP reuse, then guides the user to correctly constrain the rest of the design.

Also introduced with this release is the new Xilinx Tcl Store where the design community can freely publish and share qualified scripts that perform useful functions and improve productivity. The Tcl store is fully accessible within the Vivado Integrated Design Environment and provides an open source repository where designers can make use of scripts that perform functions which extend Vivado Design Suite core capabilities, and tool experts can share code that improves the efficiency of the larger user community.  Available today are Tcl applications that provide custom reports, analysis, optimizations, tool flow control, and design changes.

Vivado High-Level Synthesis
Used today on advanced algorithms found in wireless, medical, defense, and consumer applications for accelerating IP creation, Vivado HLS enables C, C++ and System C specifications to be directly targeted into Xilinx® All Programmable devices without the need to manually create RTL. The combination of Vivado IP Integrator and Vivado HLS can significantly reduce development costs—by as much as a factor of 15—versus an RTL approach.With the Vivado Design Suite 2014.1 release, Vivado HLS now offers early access support of OpenCL kernels. OpenCL provides a framework and language for writing kernels that executes across heterogeneous platforms and can now be seamlessly converted to IP running on Xilinx All Programmable devices.  Additionally, this release extends Vivado HLS for signal processing applications with a new linear algebra library, enabling rapid IP generation of C/C++ algorithms that require functions such as Cholesky decomposition, singular value decomposition (SVD), QR Factorization, and matrix multiplication.  

Download the Vivado Design Suite 2014.1 today at For all release updates including enhancements to Xilinx SDK (Software Design Kit)  and updates to Xilinx IP, see the release notes. Sign up for or view online training for Vivado Design Suite, and take advantage of the UltraFast design methodology and the Vivado Design Suite-based Targeted Reference Designs to jumpstart your productivity.

About Xilinx
Xilinx is the world's leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit


Silvia E. Gianelli
(408) 626-4328
Email Contact

Review Article Be the first to review this article

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
Methodics User Group Meeting at Maxim Integrated 160 Rio Robles San Jose CA - Jun 5 - 6, 2018
2018 FLEX Korea at Room 402/ 403, COEX Seoul Korea (South) - Jun 20 - 21, 2018
IEEE 5G World FOrum at 5101 Great America Parkway Santa Clara CA - Jul 9 - 11, 2018
PCB WEST 2018 Conference & Exhibition at Santa Clara Convention Center Santa Clara CA - Sep 11 - 13, 2018
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise