Cadence Digital and Custom/Analog Tools Achieve TSMC V1.0 DRM Certification for 16nm FinFET Process

Full certification enables customers to tape out 16nm FinFET designs using Cadence tools

SAN JOSE, Calif., April 15, 2014 — (PRNewswire) —  Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced its digital, custom and signoff tools have received V1.0 Design Rule Manual (DRM) and SPICE certification for TSMC's 16nm FinFET process, enabling joint customers to begin taping out FinFET-based designs using Cadence® tools. Cadence's digital, custom/analog and signoff tools have been co-optimized with TSMC's 16nm FinFET process to enable higher performance, lower power consumption and smaller area for advanced designs.

Cadence Logo.

The Cadence digital RTL-to-signoff and custom/analog tools receiving the V1.0 DRM certification are: Cadence Encounter® Digital Implementation System, Physical Verification System, QRC Extraction Solution, Tempus™ Timing Signoff Solution, Voltus™ IC Power Integrity Solution, Virtuoso® Schematic Editor, Virtuoso Layout Suite, Virtuoso Analog Design Environment and Spectre® Simulator.

"To drive the continued adoption of advanced process technologies such as 16nm FinFET, customers must be confident that the design tools and manufacturing process have been tested to ensure they work together seamlessly," said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. "We worked closely with Cadence to certify these design tools and incorporate them into the TSMC Reference Flows so our customers can meet their time-to-market goals and stay competitive in advanced technology design."

"The combination of our early investment in FinFET technology development and long-term partnership with TSMC enabled Cadence to quickly achieve V1.0 DRM certification," said Dr. Chi-Ping Hsu, senior vice president and chief strategy officer at Cadence. "Several of our customers are already using these tools and flows to design in TSMC's new process technology to deliver innovative new devices."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.

© 2014 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, Encounter, Virtuoso, and Spectre are registered trademarks and Tempus and Voltus are trademarks of Cadence Design Systems, Inc. in the United States and other countries.  All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Web: http://www.cadence.com




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy