Webinar: Addressing MCU Mixed-Signal Design Challenges

Wednesday, April 9, 2014
2:00 pm EDT / 11:00 am PDT

With the rapid development of IP and EDA tools, designing a mixed-signal chip can be quite easy. But how easy depends on selecting the appropriate technology partners to meet your chip needs. ARM® high-efficiency processors and optimized physical and system IP, coupled with the Cadence® Virtuoso® integration solution, enable customers to reduce time to market, realize power, performance, and area design targets, and satisfy ever-increasing competitive market demands.  

Attend this one-hour webinar to learn about:
  • Designing low-power mixed-signal SoCs
  • ARM MCUs, physical IP, and Cadence mixed-signal design tools
  • Analog, mixed-signal, and Internet of Things applications

Register Now




Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Senior DSP Firmware Engineer for Cirrus Logic, Inc. at Austin, TX
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Applications Engineer for intersil at Palm Bay, FL
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise